

The Engineering Staff of  
**TEXAS INSTRUMENTS INCORPORATED**  
Semiconductor Group



**Supplement to  
The TTL  
Data Book**

**for  
Design Engineers**

**Second Edition**

**TEXAS INSTRUMENTS**  
INCORPORATED

### **IMPORTANT NOTICES**

**Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.**

**TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.**


**Information contained herein is supplemental to the data published in LCC4112.**

**Copyright © 1977  
Texas Instruments Incorporated**

## TABLE OF CONTENTS

	PAGE
SN54LS137, SN74LS137	2
SN54LS189, SN74LS189	4
SN54LS219, SN74LS219	4
SN54LS289, SN74LS289	4
SN54LS319, SN74LS319	4
SN54LS320, SN74LS320	5
SN54LS321, SN74LS321	5
SN54LS322, SN74LS322	6
SN54LS347, SN74LS347	10
SN54LS381, SN74LS381	12
SN54LS382, SN74LS382	12
SN54LS384, SN74LS384	14
SN54LS385, SN74LS385	16
SN54LS396, SN74LS396	18
SN54LS442, SN74LS442	20
SN54LS443, SN74LS443	20
SN54LS444, SN74LS444	20
SN54LS445, SN74LS445	22
SN54LS447, SN74LS447	24
SN54LS640, SN74LS640	26
SN54LS641, SN74LS641	26
SN54LS642, SN74LS642	26
SN54LS645, SN74LS645	26
SN54LS668, SN74LS668	27
SN54LS669, SN74LS669	27
SN54LS673, SN74LS673	35
SN54LS674, SN74LS674	35
SN54LS681, SN74LS681	38
SN54LS690, SN74LS690	41
SN54LS691, SN74LS691	41
SN54LS692, SN74LS692	41
SN54LS693, SN74LS693	41
SN54LS696, SN74LS696	42
SN54LS697, SN74LS697	42
SN54LS698, SN74LS698	42
SN54LS699, SN74LS699	42
Revisions to <i>The TTL Data Book for Design Engineers</i> , Second Edition	43
Revisions to the First Printing	44
Revisions to the First and Second Printing	56


- Combines Decoder and 3-Bit Address Latch
- Incorporates 3 Enable Inputs to Simplify Cascading
- Low Power Dissipation . . . 65 mW Typ



description

The 'LS137 is a three-line to eight-line decoder/demultiplexer with latches on the three address inputs. When the latch-enable input ( $\overline{GL}$ ) is low, the 'LS137 acts as a decoder/demultiplexer. When  $\overline{GL}$  goes from low to high, the address present at the select inputs (A, B, and C) is stored in the latches. Further address changes are ignored as long as  $\overline{GL}$  remains high. The output enable controls, G1 and  $\overline{G2}$ , control the state of the outputs independently of the select or latch-enable inputs. All of the outputs are high unless G1 is high and  $\overline{G2}$  is low. The 'LS137 is ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

functional block diagram



FUNCTION TABLE


INPUTS					OUTPUTS								
ENABLE			SELECT										
GL	G1	G2	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
X	L	X	X	X	X	H	H	H	H	H	H	H	H
L	H	L	L	L	L	L	H	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H	H
L	H	L	L	H	L	H	H	L	H	H	H	H	H
L	H	L	L	H	H	H	H	H	L	H	H	H	H
L	H	L	H	L	L	H	H	H	H	L	H	H	H
L	H	L	H	L	H	H	H	H	H	H	L	H	H
L	H	L	H	H	L	H	H	H	H	H	H	L	H
L	H	L	H	H	H	H	H	H	H	H	H	H	L
H	H	L	X	X	X	Output corresponding to stored address, L; all others, H							

H = high level, L = low level, X = irrelevant

# TYPES SN54LS137, SN74LS137

## 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

schematics of inputs and outputs



### TYPICAL APPLICATION DATA




FIGURE 1—6-LINE TO 64-LINE DECODER WITH INPUT ADDRESS STORAGE

**TO BE  
ANNOUNCED**

# TYPES SN54LS189, SN54LS219, SN54LS289, SN54LS319, SN74LS189, SN74LS219, SN74LS289, SN74LS319 64-BIT RANDOM-ACCESS READ/WRITE MEMORIES

NOVEMBER 1977

- Organized as 16 Words of Four Bits Each
- Schottky-Clamped for High Performance
- Full On-Chip Decoding and Fast Chip-Enable Simplify System Decoding
- P-N-P Inputs Reduce Loading on System Buffers/Drivers
- Choice of 3-State or Open-Collector Outputs
- Choice of True or Inverted Outputs

## description

These monolithic TTL memories feature Schottky clamping for high performance and a fast chip-select access time to enhance decoding at the system level. A three-state-output version and an open-collector-output version are offered for both of the logic choices. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.


## write cycle

Information to be stored in the memory is written into the selected address (AD) location when the chip-select ( $\bar{S}$ ) and the write-enable ( $\bar{W}$ ) inputs are low. While the write-enable input is low, the memory outputs are off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.

## read cycle


Information stored in the memory (see function table for input/output phase relationship) is available at the outputs when the write-enable input is high and the chip-select input is low. When the chip-select input is high, the outputs will be off.

SN54LS189, SN54LS289 . . . J OR W PACKAGE  
SN74LS189, SN74LS289 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54LS219, SN54LS319 . . . J OR W PACKAGE  
SN74LS219, SN74LS319 . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

FUNCTION TABLE

FUNCTION	INPUTS		OUTPUTS			
	CHIP SELECT	WRITE ENABLE	'LS189	'LS289	'LS219	'LS319
Write	L	L	Z	Off	Z	Off
Read	L	H	Complement of Data Entered	Complement of Data Entered	Data Entered	Data Entered
Inhibit	H	X	Z	Off	Z	Off

H = high level, L = low level, X = irrelevant, Z = high impedance

# TO BE ANNOUNCED

# TYPES SN54LS320, SN54LS321, SN74LS320, SN74LS321 CRYSTAL-CONTROLLED OSCILLATOR

NOVEMBER 1977

## 'LS320

- Crystal-Controlled Oscillator Operation from 1 Hz to 20 MHz
- High-Level 2-Phase Outputs
- TTL-Level 2-Phase Outputs

## 'LS321

- Similar to 'LS320 But Includes  $f/2$  and  $f/4$  TTL-Level Count-Down Outputs

## description


The 'LS320 is a crystal-controlled oscillator/clock driver. It features complementary TTL-Level (5-volt) and high-level (5- to 12-volt) outputs.

The high-level outputs are very-low-impedance devices and can be used with  $V_{DD}$  at 5 volts to drive highly capacitive TTL-level lines. If the high-level outputs are not used, then the  $V_{DD}$  terminal can be left open. A synchronization flip-flop is included.


The 'LS321 is identical to the 'LS320 except it also features two TTL-level count-down outputs,  $f/2$  and  $f/4$ .

The SN54LS320 and SN54LS321 will be characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS320 and SN74LS321 will be characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

## functional block diagram




SN54LS320 ... J OR W PACKAGE  
SN74LS320 ... J OR N PACKAGE  
(TOP VIEW)




NC—No internal connection

SN54LS321 ... J OR W PACKAGE  
SN74LS321 ... J OR N PACKAGE  
(TOP VIEW)



- Multiplexed Inputs/Outputs  
Provide Improved Bit Density
- 3-State Outputs Drive Bus  
Lines Directly
- Sign Extend Function
- Direct Overriding Clear

SN54LS322 . . . . J PACKAGE  
SN74LS322 . . . . J OR N PACKAGE  
(TOP VIEW)



### description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output ( $Q_H'$ ) is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the  $S/\bar{P}$  inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the  $Q_A$  flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

FUNCTION TABLE

FUNCTION TABLE												
OPERATION	INPUTS							INPUTS/OUTPUTS				OUTPUT Q <sub>H</sub> '
	CLEAR	REGISTER ENABLE	S/P	SIGN EXTEND	DATA SELECT	OUTPUT ENABLE	CLOCK	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub> . . . H/Q <sub>H</sub>		
Clear	L	H	X	X	X	L	X	L	L	L	L	L
	L	X	H	X	X	L	X	L	L	L	L	L
Hold	H	H	X	X	X	L	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>H0</sub>	Q <sub>H0</sub>
Shift Right	H	L	H	H	L	L	↑	D0	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>
	H	L	H	H	H	L	↑	D1	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>
Sign Extend	H	L	H	L	X	L	↑	Q <sub>An</sub>	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Gn</sub>	Q <sub>Gn</sub>
Load	H	L	L	X	X	X	↑	a	b	c	h	h
When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.												

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

$\uparrow$  = transition from low to high level

$Q_{A0} \dots Q_{H0}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the indicated steady-state conditions were established

$Q_{An} \dots Q_{Hn}$  = the level of  $Q_A$  through  $Q_H$ , respectively, before the most recent  $\uparrow$  transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively


a . . . h = the level of steady-state inputs at inputs A through H respectively



# TYPES SN54LS322, SN74LS322


## 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

functional block diagram



TYPES SN54LS322, SN74LS322
8-BIT SHIFT REGISTERS WITH SIGN EXTEND

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Table with 2 columns: Parameter and Value. Parameters include Supply voltage, VCC; Input voltage; Off-state output voltage; Operating free-air temperature range; and Storage temperature.

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

Table with 4 columns: Parameter, Sub-parameter, SN54LS322 (MIN, NOM, MAX), SN74LS322 (MIN, NOM, MAX), and UNIT. Parameters include Supply voltage, High-level output current, Low-level output current, Clock frequency, Width of clock pulse, Width of clear pulse, Setup time, Hold time, and Operating free-air temperature.

◇Data includes the two serial inputs and the eight input/output data lines.
†The arrow indicates that the rising edge of the clock pulse is used for reference.

# TYPES SN54LS322, SN74LS322

## 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS†		SN54LS322		SN74LS322		UNIT
					MIN	TYP‡	MAX	MIN	
V <sub>IH</sub>	High-level input voltage				2		2		V
V <sub>IL</sub>	Low-level input voltage				0.7		0.8		V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.5		-1.5		V
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX		2.4	3.2	2.4	3.1	V
		Q <sub>H</sub> '			2.7	3.4	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub>	I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4	V
				I <sub>OL</sub> = 24 mA			0.35	0.5	
		Q <sub>H</sub> '		I <sub>OL</sub> = 4 mA	0.25	0.4	0.25	0.4	
				I <sub>OL</sub> = 8 mA			0.35	0.5	
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7 V, V <sub>IH</sub> = 2 V,	40		40		μA	
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.4 V, V <sub>IH</sub> = 2 V,	-400		-400		μA	
I <sub>I</sub>	Input current at maximum input voltage	A thru H	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	0.1		0.1		mA
		Data select		V <sub>I</sub> = 7 V	0.2		0.2		
		Sign extend		V <sub>I</sub> = 7 V	0.3		0.3		
		Any other		V <sub>I</sub> = 7 V	0.1		0.1		
I <sub>IH</sub>	High-level input current	A thru H, DS	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	40		40		μA	
		Sign extend		60		60			
		Any other		20		20			
I <sub>IL</sub>	Low-level input current	Data select	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-0.8		-0.8		mA	
		Sign extend		-1.2		-1.2			
		Any other		-0.4		-0.4			
I <sub>OS</sub>	Short-circuit output current§	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX	-30		-30		mA	
		Q <sub>H</sub> '		-20		-100			
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = MAX		35	60	35	60	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	35	50		MHz
t <sub>PLH</sub>	Clock	Q <sub>H</sub> '	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 2		15	25	ns
t <sub>PHL</sub>					15	25	
t <sub>PHL</sub>	Clear	Q <sub>H</sub> '			20	35	ns
t <sub>PLH</sub>	Clock	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 665 Ω, See Note 2		15	25	ns
t <sub>PHL</sub>					15	25	
t <sub>PHL</sub>	Clear	Q <sub>A</sub> thru Q <sub>H</sub>			20	35	ns
t <sub>PZH</sub>	Output enable	Q <sub>A</sub> thru Q <sub>H</sub>			20	35	ns
t <sub>PZL</sub>					20	35	
t <sub>PHZ</sub>	Output enable	Q <sub>A</sub> thru Q <sub>H</sub>	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 665 Ω, See Note 2		15	25	ns
t <sub>PLZ</sub>					15	25	

¶ f<sub>max</sub> ≡ maximum clock frequency

t<sub>PZL</sub> ≡ output enable time to low level

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHZ</sub> ≡ output disable time from high level


t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>PLZ</sub> ≡ output disable time from low level


t<sub>PZH</sub> ≡ output enable time to high level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times. See load circuits and waveforms on page 3-11 of *The TTL Data Book For Design Engineers*, Second Edition, LCC4112.

- Low-Voltage Version of SN54LS47/SN74LS47
- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- Lamp Intensity Modulation Capability



TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION	PACKAGES
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE		
SN54LS347	low	open-collector	12 mA	7 V	35 mW	J, W
SN74LS347	low	open-collector	24 mA	7 V	35 mW	J, N

SEGMENT  
IDENTIFICATION

NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS

FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS								NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g		
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	1	
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	ON	OFF	OFF		
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	ON	OFF	ON		
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON		
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	1	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON		
6	H	X	L	H	H	L	H	OFF	OFF	ON	ON	ON	ON	ON		
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF		
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	1	
9	H	X	H	L	L	H	H	ON	ON	ON	OFF	OFF	ON	ON		
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON		
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON		
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	1	
13	H	X	H	H	L	H	H	ON	OFF	OFF	ON	OFF	ON	ON		
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON		
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF		
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2	
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3	
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	4	

H = high level, L = low level, X = irrelevant

- NOTES:
1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
  2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.
  3. When ripple-blanking input (RBI) and Inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
  4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

† BI/RBO is wire AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

# TYPES SN54LS347, SN74LS347

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Peak output current ( $t_W \leq 1$ ms, duty cycle $\leq 10\%$ )	200 mA
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54LS347	$-55^\circ\text{C}$ to $125^\circ\text{C}$
SN74LS347	$0^\circ\text{C}$ to $70^\circ\text{C}$
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS347			SN74LS347			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$	a thru g			7			7	V
On-state output current, $I_{O(on)}$	a thru g			12			24	mA
High-level output current, $I_{OH}$	BI/RBO			-50			-50	$\mu\text{A}$
Low-level output current, $I_{OL}$	BI/RBO			1.6			3.2	mA
Operating free-air temperature, $T_A$		-55		125	0		70	$^\circ\text{C}$

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS347			SN74LS347			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$	High-level output voltage	BI/RBO $V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, I_{OH} = -50 \mu\text{A}$	2.4	4.2		2.4	4.2		V
$V_{OL}$	Low-level output voltage	BI/RBO $V_{CC} = \text{MIN},$ $V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}},$ $I_{OL} = 1.6 \text{ mA}$ $I_{OL} = 3.2 \text{ mA}$	0.25	0.4		0.25	0.4		V
$I_{O(off)}$	Off-state output current	a thru g $V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}}, V_{O(off)} = 7 \text{ V}$			250			250	$\mu\text{A}$
$V_{O(on)}$	On-state output voltage	a thru g $V_{CC} = \text{MAX},$ $V_{IH} = 2 \text{ V},$ $V_{IL} = V_{IL \text{ max}},$ $I_{O(on)} = 12 \text{ mA}$ $I_{O(on)} = 24 \text{ mA}$	0.25	0.4		0.25	0.4		V
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$			20			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	Any input except BI/RBO BI/RBO $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
$I_{OS}$	Short-circuit output current	BI/RBO $V_{CC} = \text{MAX}$	-0.3	-2		-0.3	-2		mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2			7 13			7 13	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.  
‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input	$C_L = 15 \text{ pF}, R_L = 665 \Omega,$ See Note 4			100	ns
$t_{on}$	Turn-on time from A input				100	
$t_{off}$	Turn-off time from RBI input				100	ns
$t_{on}$	Turn-on time from RBI input				100	

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11 of *The TTL Data Book for Design Engineers*, Second Edition, LCC4112;  $t_{off}$  corresponds to  $t_{PLH}$  and  $t_{on}$  corresponds to  $t_{PHL}$ .

**PIN DESIGNATIONS**



DESIGNATION	PIN NOS.	FUNCTION
A3, A2, A1, A0	17, 19, 1, 3	WORD A INPUTS
B3, B2, B1, B0	16, 18, 2, 4	WORD B INPUTS
S2, S1, S0	7, 6, 5	FUNCTION-SELECT INPUTS
$C_n$	15	CARRY INPUT FOR ADDITION, INVERTED CARRY INPUT FOR SUBTRACTION
F3, F2, F1, F0	12, 11, 9, 8	FUNCTION OUTPUTS
$\bar{P}$ ('LS381 ONLY)	14	INVERTED CARRY PROPAGATE OUTPUT
$\bar{G}$ ('LS381 ONLY)	13	INVERTED CARRY GENERATE OUTPUT
$C_{n+4}$ ('LS382 ONLY)	14	RIPPLE-CARRY OUTPUT
OVR ('LS382 ONLY)	13	OVERFLOW OUTPUT
$V_{CC}$	20	SUPPLY VOLTAGE
GND	10	GROUND

- Fully Parallel 4-Bit ALU's in 20-Pin Package for 0.300-Inch Row Spacing
- Ideally Suited for High-Density Economical Processors
- 'LS381 Features  $\bar{G}$  and  $\bar{P}$  Outputs for Look-Ahead Carry Cascading
- 'LS382 Features Ripple Carry ( $C_n + 4$ ) and Overflow (OVR) Outputs
- Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation:
  - A Minus B
  - B Minus A
  - A Plus B
  - and Five Other Functions

**description**



The 'LS381 and 'LS382 are low-power Schottky TTL arithmetic logic units (ALUs)/function generators that perform eight binary arithmetic/logic operations on two 4-bit words as shown in the function table. The exclusive-OR, AND, or OR function of the two Boolean variables is provided without the use of external circuitry. Also, the outputs can be cleared (low) or preset (high) as desired. The 'LS381 provides two cascade outputs ( $\bar{P}$  and  $\bar{G}$ ) for expansion utilizing SN54S182/SN74S182 look-ahead carry generators. The 'LS382 provides a  $C_n + 4$  output to ripple the carry to the  $C_n$  input of the next stage. The 'LS382 detects and indicates two's complement overflow condition via the OVR output. The overflow output is logically equivalent to  $C_n + 3 \oplus C_n + 4$ . When the 'LS382 is cascaded to handle word lengths longer than four bits in length, only the most significant overflow (OVR) output is used.

The SN54LS381 and SN54LS382 will be characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS381 and SN74LS382 will be characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .



**TYPES SN54LS381, SN54LS382, SN74LS381, SN74LS382**  
**ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS**

functional block diagram, schematics of inputs and outputs, and function table



FUNCTION TABLE

SELECTION			ARITHMETIC/LOGIC OPERATION
S2	S1	S0	
L	L	L	CLEAR
L	L	H	B MINUS A
L	H	L	A MINUS B
L	H	H	A PLUS B
H	L	L	A + B
H	L	H	A ⊕ B
H	H	L	AB
H	H	H	PRESET

H = high level, L = low level

# TO BE ANNOUNCED

# TYPES SN54LS384, SN74LS384 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS

NOVEMBER 1977

- Two's-Complement Multiplication
- Magnitude Only Multiplication
- Cascadable for Any Number of Bits
- 8-Bit Parallel Multiplicand Data Input
- Serial Multiplier Data Input
- Serial Data Output for Multiplication Product
- 40 MHz Typical Maximum Clock Frequency

## description

The 'LS384 is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's-complement form to produce a two's-complement product without external correction by using Booth's algorithm internally. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. These X latches are controlled via the clear input. When the clear input is low, all internal flip-flops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is high, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream, least significant bit first. The product is clocked out the  $\Sigma$  output, least significant bit first.

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an (m + n)-bit product. The 'LS384 must be clocked for m + n clock cycles to produce this two's complement product. The n-bit multiplier (Y-input) sign bit data must be extended for the remaining m bits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The  $\Sigma$  output of one device is connected to the K input of the succeeding device when cascading. The mode input is used to indicate which device contains the most significant bit. The mode input is wired high or low depending on the position of the 8-bit slice in the total X word length. The device with the most significant bit is wired low and all lower order bit packages are wired high.


The SN54LS384 will be characterized for operation over the full military temperature range from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS384 will be characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS				INTERNAL $Y_{i-1}$	OUTPUT $\Sigma$	FUNCTION
CLR	CK	$X_i$	Y			
L	X	Data	X	L	L	Load new multiplicand and clear internal sum and carry registers
H	$\uparrow$	X	L	L	Output per Booth's algorithm	Shift sum register
H	$\uparrow$	X	L	H		Add multiplicand to sum register and shift
H	$\uparrow$	X	H	L		Subtract multiplicand from sum register and shift
H	$\uparrow$	X	H	H		Shift sum register


H = high-level, L = low-level, X = irrelevant,  $\uparrow$  = low-to-high-level transition

SN54LS384 ... J OR W PACKAGE  
SN74LS384 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

## schematics of inputs and outputs






# TYPES SN54LS384, SN74LS384

## 8-BIT BY 1-BIT TWO'S-COMPLEMENT MULTIPLIERS

functional block diagram



### TYPICAL APPLICATION DATA




FIGURE 1—BASIC 24-BIT SERIAL/PARALLEL CONNECTION




FIGURE 2—8-BIT BY 8-BIT MULTIPLIER, BUS ORGANIZED, WITH 8-BIT TRUNCATED PRODUCT

- Four Synchronous Elements in a Single 20-Pin Package
- Buffered Clock and Direct Clear Inputs
- Independent Two's-Complement Addition/Subtraction


### description

The 'LS385 is a general purpose adder/subtractor and is particularly useful as a companion part to the SN54LS384/SN74LS384 serial/parallel two's-complement multiplier. The 'LS385 contains four independent adder/subtractor elements with common clock and clear.


Each of the four independent sum ( $\Sigma$ ) outputs reflects its respective A and B input as controlled by the S/ $\bar{A}$  control. When S/ $\bar{A}$  is high the  $\Sigma$  function is A minus B. When S/ $\bar{A}$  is low the  $\Sigma$  function is A plus B.

When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops according to the function table.


### schematics of inputs and outputs



### functional block diagram (each adder/subtractor)



SN54LS385 . . . . J PACKAGE  
SN74LS385 . . . . J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

FUNCTION TABLE

SELECTED FUNCTION	INPUTS				INTERNAL CARRY D INPUT		$\Sigma$ OUTPUT
	CLEAR	S/ $\bar{A}$	A	B	BEFORE †	AFTER †	
Clear	L	L	X	X	L	L	L
	L	H	X	X	H	H	L
Add	H	L	L	L	†	L	L
	H	L	L	L	†	H	H
	H	L	L	H	†	L	H
	H	L	L	H	†	H	L
	H	L	H	L	†	L	H
	H	L	H	L	†	H	L
	H	L	H	H	†	L	H
	H	L	H	H	†	H	L
Subtract	H	H	L	L	†	L	H
	H	H	L	L	†	H	L
	H	H	L	H	†	L	H
	H	H	L	H	†	H	L
	H	H	H	L	†	L	H
	H	H	H	L	†	H	L
	H	H	H	H	†	L	H
	H	H	H	H	†	H	L

H = high level, L = low level, X = irrelevant,

† = transition from low to high level at the clock input

# TYPES SN54LS385, SN74LS385

## QUADRUPLE SERIAL ADDERS/SUBTRACTORS

### recommended operating conditions

	SN54LS385			SN74LS385			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock pulse, $t_W$	16			16			ns
Setup time, $t_{su}$	10			10			ns
Hold time, $t_h$	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS385			SN74LS385			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage								V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		0.7			0.8		V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}, I_{OH} = -400 \mu\text{A}$	2.5	3.5		2.7	3.5		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}$							V
		$I_{OL} = 4 \text{ mA}$	0.25	0.4		0.25	0.4		
		$I_{OL} = 8 \text{ mA}$				0.35	0.5		
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.1			0.1		mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		20			20		$\mu$ A
$I_{IL}$	Low-level input current	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.4			-0.4		mA
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	-20	-100		-20	-100		mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX}, \text{ See Note 2}$	48	75		48	75		mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time.

NOTE 2:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER◇	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$				30	40		MHz
$t_{PLH}$	Clock	$\Sigma$	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega, \text{ See Note 3}$	14	22		ns
$t_{PHL}$				18	27		
$t_{PHL}$	Clear	$\Sigma$		18	30		ns

◇  $f_{max}$   $\equiv$  maximum clock frequency

‡  $t_{PLH}$   $\equiv$  propagation delay time, low-to-high-level output

‡  $t_{PHL}$   $\equiv$  propagation delay time, high-to-low-level output


NOTE 3: Load circuit and voltage waveforms are shown on page 3-11 of *The TTL Data Book for Design Engineers*, Second Edition, LCC4112.

- Parallel Access
- Typical Propagation Delay Time . . . 20 ns
- Typical Power Dissipation . . . 120 mW
- Applications:  
N-Bit Storage Files  
Hex/BCD Serial-To-Parallel Converters

**description**

These octal registers are organized as two 4-bit bytes of storage. Upon application of a positive-going clock signal, the information stored in byte 1 is transferred into byte 2 as a new 4-bit byte is loaded into the byte 1 location via the four data lines. The full 8-bit word is available at the outputs after two clock cycles. Both the clock and the strobe lines are fully buffered.

SN54LS396 . . . J OR W PACKAGE  
SN74LS396 . . . J OR N PACKAGE  
(TOP VIEW)




**FUNCTION TABLE**

FUNCTION TABLE													
INPUTS						OUTPUTS							
STROBE G	CLOCK	DATA				1Q1	1Q2	1Q3	1Q4	2Q1	2Q2	2Q3	2Q4
		D1	D2	D3	D4								
H	X	X	X	X	X	L	L	L	L	L	L	L	L
L	↑	a	b	c	d	a	b	c	d	1Q1 <sub>n</sub>	1Q2 <sub>n</sub>	1Q3 <sub>n</sub>	1Q4 <sub>n</sub>


H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)  
↑ = transition from low to high level

1Q1<sub>n</sub>, 1Q2<sub>n</sub>, 1Q3<sub>n</sub>, 1Q4<sub>n</sub> = the level of 1Q1, 1Q2, 1Q3, and 1Q4, respectively, before the most recent ↑ transition of the clock.

**functional block diagram**



**schematics of inputs and outputs**



# TYPES SN54LS396, SN74LS396

## OCTAL STORAGE REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS396	−55°C to 125°C
SN74LS396	0°C to 70°C
Storage temperature range	−65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS396			SN74LS396			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			−400			−400	$\mu$ A
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{clock}$	0		30	0		30	MHz
Width of clock pulse, $t_w$	20			20			ns
Setup time, $t_{su}$	20			20			ns
Hold time, $t_h$	5			5			ns
Operating free-air temperature, $T_A$	−55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS396			SN74LS396			UNIT
			MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage		2			2			V
$V_{IL}$	Low-level input voltage				0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$			−1.5			−1.5	V
$V_{OH}$	High-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, I_{OH} = -400 \mu\text{A}$	2.5	3.4		2.7	3.4		V
$V_{OL}$	Low-level output voltage	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = \text{MAX}, I_{OL} = 4 \text{ mA}$	0.25	0.4		0.25	0.4		V
		$I_{OL} = 8 \text{ mA}$				0.35	0.5		
$I_I$	Input current at maximum input voltage	Clock input Other inputs $V_{CC} = \text{MAX}, V_I = 7 \text{ V}$		0.2			0.2		mA
				0.1			0.1		
$I_{IH}$	High-level input current	Clock input Other inputs $V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		40			40		$\mu$ A
				20			20		
$I_{IL}$	Low-level input current	Clock input Other inputs $V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		−0.8			−0.8		mA
				−0.4			−0.4		
$I_{OS}$	Short-circuit output current§	$V_{CC} = \text{MAX}$	−20	−100		−20	−100		mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2		24	40		24	40	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 2:  $I_{CC}$  is measured with 4.5 V applied to all inputs and all outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}$	Propagation delay time, low-to-high-level output from clock	$C_L = 15 \text{ pF},$ $R_L = 2 \text{ k}\Omega,$ See Note 3		20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from clock			20	30	
$t_{PLH}$	Propagation delay time, low-to-high-level output from strobe			20	30	ns
$t_{PHL}$	Propagation delay time, high-to-low-level output from strobe			20	30	

NOTE 3: Load circuit and voltage waveforms are shown on page 3-11 of *The TTL Data Book for Design Engineers*, Second Edition, LCC4112.

**TO BE  
ANNOUNCED**

# TYPE SN54LS442, SN54LS443, SN54LS444, SN74LS442, SN74LS443, SN74LS444 QUADRUPLE TRI-DIRECTIONAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

NOVEMBER 1977

- 3-Way Asynchronous Communication
- P-N-P Inputs Reduce DC Loading
- On-Chip Bus Selection Decoding
- Input Hysteresis Improves Noise Margin
- 3-State Outputs Rated at 12/24 mA IOL and -12/-15 mA IOH for SN54LS'/SN74LS', Respectively

## description

These bus transceivers are designed for asynchronous three-way communication between four-line data buses. They give the designer a choice of selecting inverting, noninverting, or a combination of inverting and noninverting outputs. The devices feature high fan-out, improved fan-in, and 400-mV noise margin.

The S0 and S1 inputs select the bus from which data are to be transferred. The  $\bar{G}$  inputs enable the bus or buses to which data are to be transferred. The port for any bus selected for input and any other bus not enabled for output will be at high impedance.

The SN54LS442, SN54LS443, and SN54LS444 will be characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS442, SN74LS443, and SN74LS444 will be characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS						TRANSFERS BETWEEN BUSES		
$\overline{CS}$	S1	S0	$\overline{G}_A$	$\overline{G}_B$	$\overline{G}_C$	'LS442	'LS443	'LS444
H	X	X	X	X	X	None	None	None
X	H	H	X	X	X	None	None	None
X	X	X	H	H	H	None	None	None
X	L	L	X	H	H	None	None	None
X	L	H	H	X	H	None	None	None
X	H	L	H	H	X	None	None	None
L	L	L	X	L	L	$A \rightarrow B, A \rightarrow C$	$\overline{A} \rightarrow B, \overline{A} \rightarrow C$	$\overline{A} \rightarrow B, \overline{A} \rightarrow C$
L	L	H	L	X	L	$B \rightarrow C, B \rightarrow A$	$\overline{B} \rightarrow C, \overline{B} \rightarrow A$	$B \rightarrow C, \overline{B} \rightarrow A$
L	H	L	L	L	X	$C \rightarrow A, C \rightarrow B$	$\overline{C} \rightarrow A, \overline{C} \rightarrow B$	$\overline{C} \rightarrow A, C \rightarrow B$
L	L	L	X	L	H	$A \rightarrow B$	$\overline{A} \rightarrow B$	$\overline{A} \rightarrow B$
L	L	H	H	X	L	$B \rightarrow C$	$\overline{B} \rightarrow C$	$B \rightarrow C$
L	H	L	L	H	X	$C \rightarrow A$	$\overline{C} \rightarrow A$	$\overline{C} \rightarrow A$
L	L	L	X	H	L	$A \rightarrow C$	$\overline{A} \rightarrow C$	$\overline{A} \rightarrow C$
L	L	H	L	X	H	$B \rightarrow A$	$\overline{B} \rightarrow A$	$\overline{B} \rightarrow A$
L	H	L	H	L	X	$C \rightarrow B$	$\overline{C} \rightarrow B$	$C \rightarrow B$


H = high level, L = low level, X = irrelevant,

$A \rightarrow B$  = noninverting transfer from A to B,

$\bar{B} \rightarrow C$  = inverting transfer from B to C,


I/O ports to which data are not transferred are at high impedance

SN54LS442 ... J PACKAGE  
SN74LS442 ... J OR N PACKAGE  
(TOP VIEW)




positive logic: see function table

SN54LS443 ... J PACKAGE  
SN74LS443 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table


SN54LS444 ... J PACKAGE  
SN74LS444 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

**TYPE SN54LS442, SN54LS443, SN54LS444,  
SN74LS442, SN74LS443, SN74LS444  
QUADRUPLE TRI-DIRECTIONAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS**

functional block diagram (composite showing one of four transceivers from each type)



# TYPES SN54LS445, SN74LS445 BCD-TO-DECIMAL DECODERS/DRIVERS

BULLETIN NO. DL-S 12598, NOVEMBER 1977

FOR USE AS LAMP, RELAY, OR MOS DRIVERS

- Low-Voltage Version of SN54LS145/  
SN74LS145
- Full Decoding of Input Logic
- SN74LS445 Has 80-mA Sink-Current  
Capability
- All Outputs Are Off for Invalid BCD  
Input Conditions
- Low Power Dissipation . . . 35 mW  
Typical

logic

FUNCTION TABLE

NO.	INPUTS				OUTPUTS									
	D	C	B	A	0	1	2	3	4	5	6	7	8	9
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	H	L	H	H	H	H	H	H	H	H	H	H


H = high level (off), L = low level (on)

## description


These monolithic BCD-to-decimal decoder/drivers consist of eight inverters and ten four-input NAND gates. The inverters are connected in pairs to make BCD input data available for decoding by the NAND gates. Full decoding of valid BCD input logic ensures that all outputs remain off for all invalid binary input conditions. These decoders feature high-performance, n-p-n output transistors designed for use as indicator/relay drivers or as open-collector logic-circuit drivers. Each of the output transistors will sink up to 80 milliamperes of current. Each input is one Series 54LS/74LS standard load. Inputs and outputs are entirely compatible for use with TTL or DTL logic circuits, and the outputs are compatible for interfacing with most MOS integrated circuits. Power dissipation is typically 35 milliwatts.

SN54LS445 . . . J OR W PACKAGE

SN74LS445 . . . J OR N PACKAGE  
(TOP VIEW)



## functional block diagram





# TYPES SN54LS445, SN74LS445

## BCD-TO-DECIMAL DECODERS/DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS445	-55°C to 125°C
SN74LS445	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	SN54LS445			SN74LS445			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$			7			7	V
Operating free-air temperature, $T_A$	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS445		SN74LS445		UNIT
			MIN	TYP‡	MAX	MIN	
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage		7		7		V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = −18 mA	−1.5		−1.5		V
I <sub>O(off)</sub>	Off-state output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL max</sub> , V <sub>OH</sub> = 7 V	250		250		μA
V <sub>O(on)</sub>	On-state output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4	V
		V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 24 mA			0.35	0.5	
		V <sub>IL</sub> = V <sub>IL max</sub> , I <sub>OL</sub> = 80 mA			2.3	3	
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.1		0.1		mA
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20		20		μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	−0.4		−0.4		mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 2	7	13	7	13	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .



NOTE 2:  $I_{CC}$  is measured with all inputs grounded and outputs open.

switching characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$t_{PLH}$ Propagation delay time, low-to-high-level output	$C_L = 45 \text{ pF}$ , $R_L = 665 \Omega$ , See Note 4		50	ns
$t_{PHL}$ Propagation delay time, high-to-low-level output			50	ns


NOTE 4: Load circuit and waveforms are shown on page 3-11 of *The TTL Data Book for Design Engineers*, second edition, LCC 4112.

schematic of inputs and outputs




- Low-Voltage Version of SN54LS247/SN74LS247
- Open-Collector Outputs Drive Indicators Directly
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- Lamp Intensity Modulation Capability

(TOP VIEW)



TYPE	DRIVER OUTPUTS				TYPICAL POWER DISSIPATION	PACKAGES
	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE		
SN54LS247	low	open-collector	12 mA	7 V	35 mW	J, W
SN74LS247	low	open-collector	24 mA	7 V	35 mW	J, N



NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS

SEGMENT IDENTIFICATION

FUNCTION TABLE

DECIMAL OR FUNCTION	INPUTS						BI/RBO†	OUTPUTS							NOTE
	LT	RBI	D	C	B	A		a	b	c	d	e	f	g	
0	H	H	L	L	L	L	H	ON	ON	ON	ON	ON	ON	OFF	1
1	H	X	L	L	L	H	H	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	H	X	L	L	H	L	H	ON	ON	OFF	ON	OFF	ON	ON	
3	H	X	L	L	H	H	H	ON	ON	ON	ON	OFF	OFF	ON	
4	H	X	L	H	L	L	H	OFF	ON	ON	OFF	OFF	ON	ON	
5	H	X	L	H	L	H	H	ON	OFF	ON	ON	OFF	ON	ON	
6	H	X	L	H	H	L	H	ON	OFF	ON	ON	ON	ON	ON	
7	H	X	L	H	H	H	H	ON	ON	ON	OFF	OFF	OFF	OFF	
8	H	X	H	L	L	L	H	ON	ON	ON	ON	ON	ON	ON	
9	H	X	H	L	L	H	H	ON	ON	ON	ON	OFF	ON	ON	
10	H	X	H	L	H	L	H	OFF	OFF	OFF	ON	ON	OFF	ON	
11	H	X	H	L	H	H	H	OFF	OFF	ON	ON	OFF	OFF	ON	
12	H	X	H	H	L	L	H	OFF	ON	OFF	OFF	OFF	ON	ON	
13	H	X	H	H	L	H	H	ON	OFF	ON	OFF	ON	ON	ON	
14	H	X	H	H	H	L	H	OFF	OFF	OFF	ON	ON	ON	ON	
15	H	X	H	H	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	
BI	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	H	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	X	X	X	X	X	H	ON	ON	ON	ON	ON	ON	ON	4

H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of the level of any other input.

3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).

4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on.

†BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

# TYPES SN54LS447, SN74LS447

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Peak output current ( $t_w \leq 1$ ms, duty cycle $\leq 10\%$ )	200 mA
Current forced into any output in the off state	1 mA
Operating free-air temperature range: SN54LS447	$-55^\circ\text{C}$ to $125^\circ\text{C}$
SN74LS447	$0^\circ\text{C}$ to $70^\circ\text{C}$
Storage temperature range	$-65^\circ\text{C}$ to $150^\circ\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

		SN54LS447			SN74LS447			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
Off-state output voltage, $V_{O(off)}$	a thru g	7			7			V
On-state output current, $I_{O(on)}$	a thru g	12			24			mA
High-level output current, $I_{OH}$	BI/RBO	-50			-50			$\mu\text{A}$
Low-level output current, $I_{OL}$	BI/RBO	1.6			3.2			mA
Operating free-air temperature, $T_A$		-55			0			$^\circ\text{C}$

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS447			SN74LS447			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
$V_{IH}$	High-level input voltage			2			2			V
$V_{IL}$	Low-level input voltage					0.7			0.8	V
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$				-1.5			-1.5	V
$V_{OH}$	High-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OH} = -50 \mu\text{A}$	2.4	4.2		2.4	4.2		V
$V_{OL}$	Low-level output voltage	BI/RBO	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{OL} = 1.6 \text{ mA}$		0.25	0.4		0.25	0.4	V
			$I_{OL} = 3.2 \text{ mA}$					0.35	0.5	
$I_{O(off)}$	Off-state output current	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, V_{O(off)} = 7 \text{ V}$			250			250	$\mu\text{A}$
$V_{O(on)}$	On-state output voltage	a thru g	$V_{CC} = \text{MAX}, V_{IH} = 2 \text{ V}, V_{IL} = V_{IL \text{ max}}, I_{O(on)} = 12 \text{ mA}$		0.25	0.4		0.25	0.4	V
			$I_{O(on)} = 24 \text{ mA}$					0.35	0.5	
$I_I$	Input current at maximum input voltage	$V_{CC} = \text{MAX}, V_I = 7 \text{ V}$				0.1			0.1	mA
$I_{IH}$	High-level input current	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$				20			20	$\mu\text{A}$
$I_{IL}$	Low-level input current	Any input except BI/RBO	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$			-0.4			-0.4	mA
		BI/RBO				-1.2			-1.2	
$I_{OS}$	Short-circuit output current	BI/RBO	$V_{CC} = \text{MAX}$	-0.3		-2	-0.3		-2	mA
$I_{CC}$	Supply current	$V_{CC} = \text{MAX},$ See Note 2		7		13	7		13	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

NOTE 2:  $I_{CC}$  is measured with all outputs open and all inputs at 4.5 V.

### switching characteristics, $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{off}$	Turn-off time from A input			100	ns
$t_{on}$	Turn-on time from A input			100	
$t_{off}$	Turn-off time from RBI input			100	ns
$t_{on}$	Turn-on time from RBI input			100	

NOTE 4: Load circuit and voltage waveforms are shown on page 3-11 of *The TTL Data Book for Design Engineers*, Second Edition, LCC4112;  $t_{off}$  corresponds to  $t_{PLH}$  and  $t_{on}$  corresponds to  $t_{PHL}$ .

**TO BE  
ANNOUNCED**

# TYPES SN54LS640, SN54LS641, SN54LS642, SN54LS645 SN74LS640, SN74LS641, SN74LS642, SN74LS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

NOVEMBER 1977

- Bi-directional Bus Transceivers in High-Density 20-Pin Packages
- P-N-P Inputs Reduce D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improves Noise Margins
- Choice of True or Inverting Logic
- Choice of 3-State or Open-Collector Outputs

TYPE	LOGIC	OUTPUT
'LS640	Inverting	3-State
'LS641	True	Open-Collector
'LS642	Inverting	Open-Collector
'LS645	True	3-State

## description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.


The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input ( $\bar{G}$ ) can be used to disable the device so that the buses are effectively isolated.

FUNCTION TABLE


ENABLE G	DIRECTION CONTROL DIR	OPERATION	
		'LS640, 'LS642	'LS641, 'LS645
L	L	$\bar{B}$ data to A bus	B data to A bus
L	H	$\bar{A}$ data to B bus	A data to B bus
H	X	Isolation	Isolation

H = high level, L = low level, X = irrelevant

## schematics of inputs and outputs




SN54LS640, SN54LS642 ... J PACKAGE  
SN74LS640, SN74LS642 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

SN54LS641, SN54LS645 ... J PACKAGE  
SN74LS641, SN74LS645 ... J OR N PACKAGE  
(TOP VIEW)



positive logic: see function table

# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

BULLETIN NO. DL-S 12517, APRIL 1977—REVISED NOVEMBER 1977


'LS668 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS  
'LS669 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS

### Programmable Look-Ahead Up/Down Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

SERIES SN54LS' . . . J OR W PACKAGE  
SERIES SN74LS' . . . J OR N PACKAGE  
(TOP VIEW)

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY		TYPICAL POWER DISSIPATION
	COUNTING UP	COUNTING DOWN	
'LS668, 'LS669	35 MHz	35 MHz	100 mW



### description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS668 are decade counters and the 'LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs ( $\bar{P}$  and  $\bar{T}$ ) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input  $\bar{T}$  is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the  $Q_A$  output when counting up and approximately equal to the low portion of the  $Q_A$  output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable  $\bar{P}$  or  $\bar{T}$  inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable  $\bar{P}$ , enable  $\bar{T}$ , load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


The 'LS668 and 'LS669 are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents  $I_{IH}$  and  $I_{IL}$ , and all buffered outputs.

# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669


## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

functional block diagrams

SN54LS669, SN74LS669, BINARY COUNTERS



SN54LS668, SN74LS668, DECADE COUNTERS




# TYPES SN54LS668, SN74LS668 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

## 'LS668 DECADE COUNTERS

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven




# TYPES SN54LS669, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

## 'LS669 BINARY COUNTERS

### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to binary thirteen
2. Count up to fourteen, fifteen (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen







# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS668, SN54LS669	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS668, SN74LS669	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature range	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

### recommended operating conditions

	SN54LS668 SN54LS669			SN74LS668 SN74LS669			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-400			-400	$\mu\text{A}$
Low-level output current, $I_{OL}$			4			8	mA
Clock frequency, $f_{\text{clock}}$	0		25	0		25	MHz
Width of clock pulse, $t_{w(\text{clock})}$ (high or low) (see Figure 1)	25			25			ns
Setup time, $t_{SU}$ (see Figure 1)	Data inputs A, B, C, D	20		20			ns
	Enable $\bar{P}$ or $\bar{T}$	20		20			
	Load	25		25			
	Up/Down	30		30			
Hold time at any input with respect to clock, $t_H$ (see Figure 1)	0			0			ns
Operating free-air temperature, $T_A$	-55		125	0		70	$^{\circ}\text{C}$

# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669

## SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS668 SN54LS669		SN74LS668 SN74LS669		UNIT
			MIN	TYP‡ MAX	MIN	TYP‡ MAX	
V <sub>IH</sub>	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage						V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		0.7 -1.5		0.8 -1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max, I <sub>OH</sub> = -400 µA	2.5	3.4	2.7	3.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>IL</sub> max	0.25	0.4	0.25	0.4	V
		I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 8 mA					
I <sub>I</sub>	Input current at maximum input voltage	A, B, C, D, $\bar{P}$ , U/ $\bar{D}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V	0.1	0.1	mA	
		Clock, $\bar{T}$		0.1	0.1		
		Load		0.2	0.2		
I <sub>IH</sub>	High-level input current	A, B, C, D, $\bar{P}$ , U/ $\bar{D}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V	20	20	µA	
		Clock, $\bar{T}$		20	20		
		Load		40	40		
I <sub>IL</sub>	Low-level input current	A, B, C, D, $\bar{P}$ , U/ $\bar{D}$	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V	-0.4	-0.4	mA	
		Clock, $\bar{T}$		-0.4	-0.4		
		Load		-0.8	-0.8		
I <sub>OS</sub>	Short-circuit output current §	V <sub>CC</sub> = MAX	-20	-100	-20	-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, See Note 2	20	34	20	34	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				25	32		MHz
t <sub>PLH</sub>	Clock	Ripple carry	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Figures 2 and 3	26	40		ns
t <sub>PHL</sub>		Any		40	60		
t <sub>PLH</sub>		Q		18	27		
t <sub>PHL</sub>	Enable $\bar{T}$	Ripple carry		18	27		ns
t <sub>PLH</sub>				11	17		
t <sub>PHL</sub>				29	45		
t <sub>PLH</sub> ◊	Up/Down	Ripple carry		22	35		ns
t <sub>PHL</sub> ◊				26	40		

¶ f<sub>max</sub> ≡ Maximum clock frequency


t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output.

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output.

◊ Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{\text{out}} \approx 50 \Omega$ ;  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
B.  $V_{\text{ref}} = 1.3 \text{ V}$ .

FIGURE 1—PULSE WIDTHS, SETUP TIMES, HOLD TIMES




VOLTAGE WAVEFORMS

- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{\text{out}} \approx 50 \Omega$ ;  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ .  
B.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  from enable  $\bar{T}$  input to ripple carry output assume that the counter is at the maximum count ( $Q_A$  and  $Q_D$  high for 'LS668, all Q outputs high for 'LS669).  
C.  $V_{\text{ref}} = 1.3 \text{ V}$ .  
D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668, or 15 for 'LS669) the ripple carry output will be out of phase.

FIGURE 2—PROPAGATION DELAY TIMES TO CARRY OUTPUT

# TYPES SN54LS668, SN54LS669, SN74LS668, SN74LS669 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS

## PARAMETER MEASUREMENT INFORMATION



## UP-COUNT VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics:  $\text{PRR} \leq 1 \text{ MHz}$ , duty cycle  $\leq 50\%$ ,  $Z_{\text{out}} \approx 50 \Omega$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6 \text{ ns}$ . Vary PRR to measure  $f_{\text{max}}$ .
- B. Outputs  $Q_D$  and carry are tested at  $t_{n+10}$  for the 'LS668, and at  $t_{n+16}$  for the 'LS669, where  $t_n$  is the bit-time when all outputs are low.
- C.  $V_{\text{ref}} = 1.3 \text{ V}$ .

FIGURE 3—PROPAGATION DELAY TIMES FROM CLOCK

# TO BE ANNOUNCED

# TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674 16-BIT SHIFT REGISTERS

NOVEMBER 1977

## 'LS673

- 16-Bit Serial-In, Serial-Out Shift Register with 16-Bit Parallel-Out Storage Register
- Performs Serial-to-Parallel Conversion

## 'LS674

- 16-Bit Parallel-In, Serial-Out Shift Register
- Performs Parallel-to-Serial Conversion

## description

### SN54LS673, SN74LS673

The 'LS673 is a 16-bit shift register and a 16-bit storage register in a single 24-pin package. A three-state input/output (I/O) port to the shift register allows serial entry and/or reading of data. The storage register is connected in a parallel data loop with the shift register and may be asynchronously cleared by taking the clear input low. The storage register may be parallel loaded with shift-register data to provide shift-register status via the parallel outputs. The shift register can be parallel loaded with the storage-register data upon command.

A high logic level at the chip select ( $\overline{CS}$ ) input disables both the shift-register clock and the storage-register clock and places the data I/O in the high-impedance state. The storage-clear function is not disabled by the chip select.

Caution must be exercised to prevent false clocking of either the shift register or the storage register via the chip select, input. The shift clock should be low during the low-to-high transition of chip select and the storage clock should be low during the high-to-low transition of chip select.

### SN54LS674, SN74LS674


The 'LS674 is a 16-bit parallel-in, serial-out shift register. A three-state input/output (I/O) port provides access for entering serial data or reading the shift-register word in a recirculating loop.

The device has four basic modes of operation:


- 1) Hold (do nothing)
- 2) Write (serially via input/output)
- 3) Read (serially)
- 4) Load (parallel via data inputs)

Low-to-high-level changes at the chip select input should be made only when the clock input is low to prevent false clocking.

SN54LS673 . . . J OR W PACKAGE  
SN74LS673 . . . J OR N PACKAGE  
(TOP VIEW)





SN54LS674 . . . J OR W PACKAGE  
SN74LS674 . . . J OR N PACKAGE  
(TOP VIEW)



NC—No internal connection

**TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674**  
**16-BIT SHIFT REGISTERS**

**functional block diagrams**



\*When  $\overline{PE}$  is low, data is synchronously parallel loaded into the shift registers from the 16 P inputs and no shifting takes place.

# TYPES SN54LS673, SN54LS674, SN74LS673, SN74LS674

## 16-BIT SHIFT REGISTERS

'LS673 FUNCTION TABLE


CHIP SELECT	INPUTS				SERIAL I/O PORT	OPERATION
	SHIFT REG R/W	REG CLOCK	STORAGE CLEAR	STORAGE CLOCK		
X	L	X	L	X	Z	L input to ST CLR clears
H	X	X	L	X	Z	Storage registers; I/O depends
L	H	X	L	X	Q15	on CS and R/W.
H	X	X	X	X	Z	No shifting or loading
L	L	↓	X	X	Z	Shift and write (load)
L	H	↓	X	L	Q14n	Shift and read
L	H	↓	L	H	L	Reload shift register from
L	H	↓	H	H	Y15n	storage, no shifting
L	L	X	H	↑	Z	Load storage from shift register

'LS674 FUNCTION TABLE

CS	INPUTS				I/O PORT	OPERATION
	R/W	MODE	CLOCK			
H	X	X	X		Z	Do nothing
L	L	X	↓		Z	Shift and write (serial load)
L	H	L	↓		Q14n	Shift and read
L	H	H	↓		P15	Parallel load

H = high level (steady state)  
 L = low level (steady state)  
 ↑ = transition from low to high level  
 ↓ = transition from high to low level  
 X = irrelevant (any input including transitions)  
 Z = high impedance, I/O in input mode  
 Q14n = content of 14th bit of the shift register before the most recent ↓ transition of the clock.  
 Q15 = present content of 15th bit of the shift register  
 Y15n = content of the 15th bit of the storage register before the most recent ↓ transition of the clock.  
 P15 = level of input P15

### schematics of inputs and outputs




**TO BE  
ANNOUNCED**

# TYPES SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

NOVEMBER 1977

SN54LS681 . . . J PACKAGE  
SN74LS681 . . . J OR N PACKAGE  
(TOP VIEW)

- Full 4-Bit Binary Accumulator in a Single 20-Pin Package
- Contains Two Synchronous Registers: Word A Word B Shift/Accumulator
- 16 Arithmetic Operations Including B Minus A and A Minus B
- 16 Logic-Mode Operations
- Expandable to Handle N-Bit Words with Full Carry Look-Ahead
- Bus Driving I/O Ports



## description

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions (see Tables 1 and 2). Full carry look-ahead is provided for fast carry of four-bit words. The carry input ( $C_n$ ) and propagate and generate outputs ( $\bar{P}$  and  $\bar{G}$ ) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.

The A and B registers are controlled by three inputs (RS0, RS1, and RS2). These pins define eight distinct register modes (see Table 3). The A register is a simple storage register while the B register is a combination storage/shift/accumulator register. The contents of the A and B registers provide the A and B words for the ALU.

Four I/O ports (I/O 0 thru I/O 3) are provided for parallel loading of word A and/or word B into their respective registers. These same ports also serve as bus driving outputs for the ALU/accumulator results ( $F_j$ ). Two additional I/O ports (RI/LO and LI/RO) are provided to allow expansion of the accumulator for words greater than four bits in length.

The A or B register can be parallel loaded from the four I/O ports. The B register can also be parallel loaded from the ALU as an accumulator register and in addition, the B register can be serially loaded from either the RI/LO or the LI/RO ports.


The SN54LS681 will be characterized for operation over the full military temperature range from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS681 will be characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .




# TYPES SN54LS681, SN74LS681

## 4-BIT PARALLEL BINARY ACCUMULATORS

functional block diagram



schematics of inputs and outputs



# TYPES SN54LS681, SN74LS681

## 4-BIT PARALLEL BINARY ACCUMULATORS

### FUNCTION TABLES

TABLE 1 — ARITHMETIC FUNCTIONS

Mode Control (M) = Low

ALU SELECTION			ACTIVE-HIGH DATA	
AS2	AS1	AS0	C <sub>n</sub> = H (with carry)	C <sub>n</sub> = L (no carry)
L	L	L	F <sub>j</sub> = L	F <sub>j</sub> = H
L	L	H	F = B MINUS A	F = B MINUS A MINUS 1
L	H	L	F = A MINUS B	F = A MINUS B MINUS 1
L	H	H	F = A PLUS B PLUS 1	F = A PLUS B
H	L	L	F = B PLUS 1	F <sub>j</sub> = B <sub>j</sub>
H	L	H	F = $\overline{B}$ PLUS 1	F <sub>j</sub> = $\overline{B_j}$
H	H	L	F = A PLUS 1	F <sub>j</sub> = A <sub>j</sub>
H	H	H	F = $\overline{A}$ PLUS 1	F <sub>j</sub> = $\overline{A_j}$

TABLE 2 — LOGIC FUNCTIONS

Mode Control (M) = High

ALU SELECTION			ACTIVE-HIGH DATA	
AS2	AS1	AS0	C <sub>n</sub> = H (with carry)	C <sub>n</sub> = L (no carry)
L	L	L	F <sub>0</sub> = H, F <sub>1</sub> = F <sub>2</sub> = F <sub>3</sub> = L	F <sub>j</sub> = L
L	L	H	F <sub>j</sub> = A <sub>j</sub> $\oplus$ B <sub>j</sub> PLUS 1	F <sub>j</sub> = A <sub>j</sub> $\oplus$ B <sub>j</sub>
L	H	L	F <sub>j</sub> = $\overline{A_j} \oplus \overline{B_j}$ PLUS 1	F <sub>j</sub> = $\overline{A_j} \oplus \overline{B_j}$
L	H	H	F <sub>j</sub> = L	F <sub>j</sub> = H
H	L	L	F <sub>j</sub> = A <sub>j</sub> B <sub>j</sub> PLUS 1	F <sub>j</sub> = A <sub>j</sub> B <sub>j</sub>
H	L	H	F <sub>j</sub> = $\overline{A_j} + \overline{B_j}$ PLUS 1	F <sub>j</sub> = $\overline{A_j} + \overline{B_j}$
H	H	L	F <sub>j</sub> = $\overline{A_j B_j}$ PLUS 1	F <sub>j</sub> = A <sub>j</sub> B <sub>j</sub>
H	H	H	F <sub>j</sub> = A <sub>j</sub> + B <sub>j</sub> PLUS 1	F <sub>j</sub> = A <sub>j</sub> + B <sub>j</sub>

TABLE 3 — REGISTER FUNCTIONS

TABLE 3 – REGISTER FUNCTIONS																									
FUNCTION	INPUTS BEFORE L TO H CLOCK TRANSITION										INTERNAL OUTPUTS AFTER L TO H CLOCK TRANSITION														
	REGISTER SELECTION			DATA INPUTS							A REGISTER				B SHIFT REGISTER							ALU			
	RS2	RS1	RS0	LI/RO	I/O 3	I/O 2	I/O 1	I/O 0	RI/LO	QA3	QA2	QA1	QA0	LI/RO	QB3	QB2	QB1	QB0	RI/LO	F3	F2	F1	F0		
ACCUM	L	L	L	Z	F3	F2	F1	F0	Z	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	Z	F3 <sub>n</sub>	F2 <sub>n</sub>	F1 <sub>n</sub>	F0 <sub>n</sub>	Z	F3	F2	F1	F0		
LOAD B	L	L	H	Z	b3	b2	b1	b0	Z	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	Z	b3	b2	b1	b0	Z	Z	Z	Z	Z		
LEFT SHIFT LOGICAL	L	H	L	li	F3	F2	F1	F0	QB0	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	li	li	QB3 <sub>n</sub>	QB2 <sub>n</sub>	QB1 <sub>n</sub>	QB1 <sub>n</sub>	F3	F2	F1	F0		
LEFT SHIFT ARITH	L	H	H	li	F3	F2	F1	F0	QB0	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	li	QB3 <sub>n</sub>	li	QB2 <sub>n</sub>	QB1 <sub>n</sub>	QB1 <sub>n</sub>	F3	F2	F1	F0		
RIGHT SHIFT LOGICAL	H	L	L	QB3	F3	F2	F1	F0	ri	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	QB2 <sub>n</sub>	QB2 <sub>n</sub>	QB1 <sub>n</sub>	QB0 <sub>n</sub>	ri	ri	F3	F2	F1	F0		
RIGHT SHIFT ARITH	H	L	H	QB2	F3	F2	F1	F0	ri	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	QB1 <sub>n</sub>	QB3 <sub>n</sub>	QB1 <sub>n</sub>	QB0 <sub>n</sub>	ri	ri	F3	F2	F1	F0		
HOLD	H	H	L	Z	F3	F2	F1	F0	Z	QA3 <sub>0</sub>	QA2 <sub>0</sub>	QA1 <sub>0</sub>	QA0 <sub>0</sub>	Z	QB3 <sub>0</sub>	QB2 <sub>0</sub>	QB1 <sub>0</sub>	QB0 <sub>0</sub>	Z	F3 <sub>0</sub>	F2 <sub>0</sub>	F1 <sub>0</sub>	F0 <sub>0</sub>		
LOAD A	H	H	H	Z	a3	a2	a1	a0	Z	a3	a2	a1	a0	Z	QB3 <sub>0</sub>	QB2 <sub>0</sub>	QB1 <sub>0</sub>	QB0 <sub>0</sub>	Z	Z	Z	Z	Z		

H = high level (steady state)

L = low level (steady state)

Z = high impedance (output off)

a0 ... a3, b0 ... b3 = the level of steady-state condition at I/O 0 thru I/O 3, respectively and intended as A or B input data

F0 ... F3 = internal ALU results

QA0<sub>0</sub> ... QB0<sub>0</sub>, F0<sub>0</sub> ... F3<sub>0</sub> = the level of QA0 thru QB3 and F0 thru F3, respectively, before the indicated steady-state input conditions were established

QA0<sub>n</sub> ... QB3<sub>n</sub> = the level of QA0 thru QB3 before the most recent ↑ transition of the clock

ri, li = the level of steady-state conditions at RI/LO or LI/RO, respectively


# TYPES SN54LS690 THRU SN54LS693, SN74LS690 THRU SN74LS693 TO BE ANNOUNCED

## SYNCHRONOUS COUNTERS/REGISTERS WITH MULTIPLEXED 3-STATE OUTPUTS

NOVEMBER 1977

- Replaces One SN54LS160/SN74LS160, 'LS161, 'LS162, or 'LS163, One 'LS175, and One 'LS257A in Some Applications
- Synchronously Presetable
- 3-State Outputs Drive Bus Lines Directly
- 'LS690 . . . Decade Counter, Direct Clear
- 'LS691 . . . Binary Counter, Direct Clear
- 'LS692 . . . Decade Counter, Synchronous Clear
- 'LS693 . . . Binary Counter, Synchronous Clear

SN54LS690 THRU SN54LS693 . . . J PACKAGE  
SN74LS690 THRU SN74LS693 . . . J OR N PACKAGE  
(TOP VIEW)




### description

These low-power Schottky LSI devices incorporate synchronous counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three-state outputs in a single 20-pin package. The counters can be preset via the data inputs and have enable P and enable T inputs and a ripple-carry output for easy expansion.

The register/counter input,  $R/\bar{C}$ , selects the counter or register data for the four three-state outputs,  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$ . These outputs are rated at 12 millamperes and 24 millamperes for good bus-driving performance.

Individual clock and clear inputs are provided for both the counter and the latch. Both clock inputs are positive-edge triggered.

### functional block diagram




# TYPES SN54LS696 THRU SN54LS699, SN74LS696 THRU SN74LS699 TO BE ANNOUNCED

NOVEMBER 1977

- Replaces One SN54LS168A/SN74LS168A or 'LS169A, One 'LS175, and One 'LS257A in Some Applications
- Synchronously Presetable
- 3-State Outputs Drive Bus Lines Directly
- 'LS696 . . . Decade Counter, Direct Clear
- 'LS697 . . . Binary Counter, Direct Clear
- 'LS698 . . . Decade Counter, Synchronous Clear
- 'LS699 . . . Binary Counter, Synchronous Clear

SN54LS696 THRU SN54LS699 . . . J PACKAGE  
SN74LS696 THRU SN74LS699 . . . J OR N PACKAGE  
(TOP VIEW)



## description


These low-power Schottky LSI devices incorporate synchronous up/down counters, four-bit D-type registers, and quadruple two-line to one-line multiplexers with three-state outputs in a single 20-pin package. The counters can be preset via the data inputs and have enable  $\bar{P}$  and enable  $\bar{T}$  inputs and a ripple-carry output for easy expansion.

When the up/down input,  $U/\bar{D}$ , is high, the counter counts up; when low, it counts down.

The register/counter input,  $R/\bar{C}$ , selects the counter or register data for the four three-state outputs,  $Q_A$ ,  $Q_B$ ,  $Q_C$ , and  $Q_D$ . These outputs are rated at 12 milliamperes and 24 milliamperes for good bus-driving performance.

Individual positive-edge-triggered clocks are provided for both the up/down counter and the latch. The counter is also equipped with an active-low clear pin.

## functional block diagram



### Revisions to *The TTL Data Book for Design Engineers*, Second Edition

This section contains new information and corrections for device specifications in the "*Data Book*" divided into two parts as shown below.

Revisions to the First Printing . . . . . pages 44 thru 55

Provides new data and changes for the first printing only. These changes have been included in the second printing.

Revisions to the First and Second Printings . . . . . page 56

Provides new data and changes that apply to both the first and second printings.

The reader should check the Important Notices on the back of the title page to determine the status of his data book. Second printing copies are identified by the statement "Second printing" below the copyright notice. All others are first printing.

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION	CHANGE																		
1-3 thru 1-8	Alphanumeric Index	<div>1. Several types have updated specifications. Add suffix A to the type numbers listed below.</div> <table><tr><td>'LS73</td><td>'LS113</td><td>'LS365</td></tr><tr><td>'LS76</td><td>'LS114</td><td>'LS366</td></tr><tr><td>'LS78</td><td>'LS125</td><td>'LS367</td></tr><tr><td>'LS107</td><td>'LS126</td><td>'LS368</td></tr><tr><td>'LS112</td><td></td><td></td></tr></table> <div>2. Add at the end of the index:</div> <table><tr><td>TIM9908</td><td>7-448</td><td>7-448</td></tr></table>	'LS73	'LS113	'LS365	'LS76	'LS114	'LS366	'LS78	'LS125	'LS367	'LS107	'LS126	'LS368	'LS112			TIM9908	7-448	7-448
'LS73	'LS113	'LS365																		
'LS76	'LS114	'LS366																		
'LS78	'LS125	'LS367																		
'LS107	'LS126	'LS368																		
'LS112																				
TIM9908	7-448	7-448																		
1-9 thru 1-28 and partially repeated 7-3 thru 7-14	Functional Index and Selection Guide	<div>1. Add suffix A to type numbers listed above. For possible changes in selection data, see individual data sheet revisions.</div> <div>2. Remove * (indicating new products) from type numbers listed below. These are now standard devices. This also applies to data sheets.</div> <table><tr><td>'LS147</td><td>'LS245†</td><td>SN74LS362†</td></tr><tr><td>'LS148</td><td>'LS275</td><td>'LS373</td></tr><tr><td>'LS183</td><td>'LS295B</td><td>'LS374</td></tr><tr><td>'S226</td><td>'LS348†</td><td>'LS395A</td></tr></table> <div>†Appears twice in index.</div>	'LS147	'LS245†	SN74LS362†	'LS148	'LS275	'LS373	'LS183	'LS295B	'LS374	'S226	'LS348†	'LS395A						
'LS147	'LS245†	SN74LS362†																		
'LS148	'LS275	'LS373																		
'LS183	'LS295B	'LS374																		
'S226	'LS348†	'LS395A																		
5-4	Absolute maximum ratings	Change "High-level voltage applied to a disabled 3-state output" from V <sub>CC</sub> or 7 V to 5.5 V, for all except Series 54L/74L. Series 54L/74L has no specification.																		
5-6 thru 5-77	Pin assignment drawings	Add suffix A to same type numbers as in Alphanumeric Index.																		
5-32	107	Delete "MASTER-SLAVE" from title. Add function table for 'LS107A like that for 'LS73A on page 5-22.																		
5-45	168 and 170	Change SN74S168 (J, W) to SN74S168 (J, N) and SN74170 (J, W) to SN74170 (J, N)																		
5-50	192	Change SN74192 (J, N) second line to SN74L192 (J, N)																		
5-55	241 243	Re-label pin 17 to be 2A4. Change SN54243 (J, W) SN74243 (J, N) to SN54LS243 (J, W) SN74LS243 (J, N)																		
5-58	266	Re-label pin assignment drawing as shown below. <table><tr><td>pin 4</td><td>2Y</td><td>pin 8</td><td>3A</td></tr><tr><td>pin 5</td><td>2A</td><td>pin 9</td><td>3B</td></tr><tr><td>pin 6</td><td>2B</td><td>pin 10</td><td>3Y</td></tr></table>	pin 4	2Y	pin 8	3A	pin 5	2A	pin 9	3B	pin 6	2B	pin 10	3Y						
pin 4	2Y	pin 8	3A																	
pin 5	2A	pin 9	3B																	
pin 6	2B	pin 10	3Y																	
5-62	287 288 289	Change from SN74S287 (J, W) to SN74S287 (J, N) Change from SN74S288 (J, W) to SN74S288 (J, N) Change from SN74S289 (J, W) to SN74S289 (J, N)																		
5-64	299	<div>1. Re-label pin 9 connection "CLEAR" two places.</div> <div>2. Re-label pin 12 connection "CLOCK" two places.</div>																		
6-25	Switching characteristics: '38	Change test condition from R <sub>L</sub> = 667 Ω to R <sub>L</sub> = 133 Ω																		

# REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE
6-33	'LS125, 'LS126	Add suffix A to type numbers two places.
	Recommended operating conditions: 'LS125A, 'LS126A	Change $I_{OL}$ max limits: <div> <div>from</div> <div>to</div> <div>54 FAMILY      8 mA      12 mA</div> <div>74 FAMILY      16 mA      24 mA</div> </div>
	Electrical characteristics: 'LS125A, 'LS126A	Change test condition for $V_{OL}$ for Series 74LS from $I_{OL} = 8$ mA to $I_{OL} = 12$ mA.
6-34	'LS125, 'LS126	Add suffix A to type numbers three places each.
	Switching characteristics: 'LS125A, 'LS126A	<div>1. Change SN54LS/74LS test conditions to be</div> <div> <div> <div><math>C_L = 45</math> pF,</div> <div><math>R_L = 667</math> <math>\Omega</math></div> </div> <div> <div><math>C_L = 5</math> pF,</div> <div><math>R_L = 667</math> <math>\Omega</math></div> </div> </div> <div>2. Change note to read "# Load circuit and voltage waveforms are shown on pages 3-10 and 3-11."</div>
6-35	Schematic: 'LS125	Add suffix A to type number and add "C INPUT" to unlabeled input at left.
	Schematic: 'LS126	Add suffix A to type number and change "G INPUT" to "C INPUT."
6-36	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers two places.
	Recommended operating conditions: 'LS365A thru 'LS368A	Change $I_{OL}$ maximum limits: <div> <div>from</div> <div>to</div> <div>SN54 FAMILY      8 mA      12 mA</div> <div>SN74 FAMILY      16 mA      24 mA</div> </div>
	Electrical characteristics: 'LS365A thru 'LS368A	Change $V_{OL}$ test conditions to be: <div> <div> <div><math>V_{CC} = \text{MIN},</math></div> <div><math>V_{IH} = 2</math> V,</div> <div><math>V_{IL} = V_{IL} \text{ max}</math></div> </div> <div> <div><math>I_{OL} = \text{MAX}</math></div> <div><math>I_{OL} = 12</math> mA</div> </div> </div>
6-37	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers.
	Schematics: '367A, '368A	$\uparrow R$ is 600 $\Omega$ for the control section associated with $\bar{G}1$ and 900 $\Omega$ for the control section associated with $\bar{G}2$ .
	Switching characteristics: 'LS365A thru 'LS368A	<div>Change SN54LS/74LS test conditions:</div> <div> <div> <div><math>C_L = 45</math> pF,</div> <div><math>R_L = 667</math> <math>\Omega</math></div> </div> <div> <div><math>C_L = 5</math> pF,</div> <div><math>R_L = 667</math> <math>\Omega</math></div> </div> </div>
6-38	'LS365, 'LS366 'LS367, 'LS368	Add suffix A to type numbers.

# REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE												
6-40	Electrical characteristics: '23, '50, '53	<div>1. Change <math>I_{\bar{X}}</math> maximum limit for SN7423 from <math>-3.5</math> mA to <math>-3.8</math> mA.</div> <div>2. Change <math>V_{OL}</math> test conditions:<div>fromto</div><div>(SN54'): <math>R_{\bar{X}X} = 138\ \Omega</math><math>R_{\bar{X}X} = \Delta</math></div><div>(SN74'): <math>R_{\bar{X}X} = 130\ \Omega</math><math>R_{\bar{X}X} = \Delta</math></div></div> <div>3. Add note "<math>\Delta R_{\bar{X}X}</math> equals <math>114\ \Omega</math> for SN5423, <math>138\ \Omega</math> for SN5450 and SN5453, <math>105\ \Omega</math> for SN7423, and <math>130\ \Omega</math> for SN7450 and SN7453."</div>												
6-43	Electrical characteristics: SN7460	Change test condition for $V_{\bar{X}X(on)}$ from $I_{\bar{X}} = 3.5$ mA to $I_{\bar{X}} = 3.8$ mA.												
6-56	'LS73, 'LS107, 'LS113 'LS76, 'LS112, 'LS78, 'LS114	<div>1. Add suffix A to type numbers two places.</div> <div>2. Change <math>I_{CC}</math> maximum limit from 8 mA to 6 mA in first, third, and fourth columns only.</div>												
6-57	'LS73, 'LS76, 'LS78, 'LS107, 'LS112, 'LS113, 'LS114	<div>1. Add suffix A to the type numbers in the switching characteristics table, the functional block diagram, and the block diagram caption.</div> <div>2. Change switching characteristics:<div>fromto</div><div><math>t_{PLH}</math> typical11 ns15 ns</div><div><math>t_{PHL}</math> maximum30 ns20 ns</div></div> <div>3. Change schematics as shown below.</div> <div><div>'LS73A, 'LS76A, 'LS78A, 'LS112A, 'LS113A, 'LS114A</div><div><div>EQUIVALENT OF EACH INPUT</div><div><table><tr><td><math>I_{IL}</math> MAX</td><td><math>R_{eq}</math> NOM</td></tr><tr><td><math>-0.4</math> mA</td><td><math>17\text{ k}\Omega</math></td></tr><tr><td><math>-0.8</math> mA</td><td><math>8.25\text{ k}\Omega</math></td></tr><tr><td><math>-1.6</math> mA</td><td><math>4.1\text{ k}\Omega</math></td></tr></table></div></div><div><div>TYPICAL OF ALL OUTPUTS</div><div></div></div></div>	$I_{IL}$ MAX	$R_{eq}$ NOM	$-0.4$ mA	$17\text{ k}\Omega$	$-0.8$ mA	$8.25\text{ k}\Omega$	$-1.6$ mA	$4.1\text{ k}\Omega$				
$I_{IL}$ MAX	$R_{eq}$ NOM													
$-0.4$ mA	$17\text{ k}\Omega$													
$-0.8$ mA	$8.25\text{ k}\Omega$													
$-1.6$ mA	$4.1\text{ k}\Omega$													
6-61	Switching characteristics: '279, 'LS279	<div>1. Label existing limits column for '279.</div> <div>2. Add new column shown:<div>'LS279<table><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td>12</td><td>22</td><td></td></tr><tr><td>13</td><td>21</td><td></td></tr><tr><td>15</td><td>27</td><td></td></tr></table></div></div>	MIN	TYP	MAX	12	22		13	21		15	27	
MIN	TYP	MAX												
12	22													
13	21													
15	27													
6-69	Equivalent input: 'LS221	Delete " $25\text{ k}\Omega$ NOM" and replace with " $R_{eq}$ ".												




# REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																		
6-71	Recommended operating conditions: 'LS221	Change "Output duty cycle " maximum limits for $R_T = 2\text{ k}\Omega$ from 67% to 50%.																																		
	Electrical characteristics: 'LS221	Change $I_{IL}$ maximum limit for Input B from $-0.4\text{ mA}$ to $-0.8\text{ mA}$ .																																		
6-83	'LS241, 'S241	Relabel pin 17 "2A4" in pin assignment drawing.																																		
6-84	Electrical characteristics: 'LS240, 'LS241, 'LS244	<div><div>1. Change <math>V_{OH}</math> test conditions to be:</div><table><tr><td><math>V_{CC} = \text{MIN},</math> <math>V_{IL} = V_{IL\text{ max}},</math> <math>V_{IL} = 0.5\text{ V},</math></td><td><math>V_{IH} = 2\text{ V},</math> <math>I_{OH} = -3\text{ mA}</math> <math>V_{IH} = 2\text{ V},</math> <math>I_{OH} = \text{MAX}</math></td></tr></table><div>2. Change <math>I_{OS}</math> minimum limit from <math>-50\text{ mA}</math> to <math>-40\text{ mA}</math> two places.</div></div>	$V_{CC} = \text{MIN},$ $V_{IL} = V_{IL\text{ max}},$ $V_{IL} = 0.5\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -3\text{ mA}$ $V_{IH} = 2\text{ V},$ $I_{OH} = \text{MAX}$																																
$V_{CC} = \text{MIN},$ $V_{IL} = V_{IL\text{ max}},$ $V_{IL} = 0.5\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -3\text{ mA}$ $V_{IH} = 2\text{ V},$ $I_{OH} = \text{MAX}$																																			
6-85	Electrical characteristics: SN74S240, SN74S241	<div>Add a set of test conditions and limits for <math>V_{OH}</math> and label existing conditions as shown below.</div> <table><tr><th></th><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td>SN74S'</td><td><math>V_{CC} = \text{MIN},</math> <math>V_{IL} = 0.8\text{ V},</math></td><td><math>V_{IH} = 2\text{ V},</math> <math>I_{OH} = -1\text{ mA}</math></td><td>2.7</td><td></td><td>2.7</td><td></td><td></td><td rowspan="3">V</td></tr><tr><td>SN54S' and SN74S'</td><td><math>V_{CC} = \text{MIN},</math> <math>V_{IL} = 0.8\text{ V},</math></td><td><math>V_{IH} = 2\text{ V},</math> <math>I_{OH} = -3\text{ mA}</math></td><td>2.4</td><td>3.4</td><td>2.4</td><td>3.4</td><td></td></tr><tr><td>SN54S' and SN74S'</td><td><math>V_{CC} = \text{MIN},</math> <math>V_{IL} = 0.5\text{ V},</math></td><td><math>V_{IH} = 2\text{ V},</math> <math>I_{OH} = \text{MAX}</math></td><td>2</td><td></td><td>2</td><td></td><td></td></tr></table>			MIN	TYP	MAX	MIN	TYP	MAX	UNIT	SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -1\text{ mA}$	2.7		2.7			V	SN54S' and SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -3\text{ mA}$	2.4	3.4	2.4	3.4		SN54S' and SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.5\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = \text{MAX}$	2		2		
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT																												
SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -1\text{ mA}$	2.7		2.7			V																												
SN54S' and SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.8\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = -3\text{ mA}$	2.4	3.4	2.4	3.4																														
SN54S' and SN74S'	$V_{CC} = \text{MIN},$ $V_{IL} = 0.5\text{ V},$	$V_{IH} = 2\text{ V},$ $I_{OH} = \text{MAX}$	2		2																															
6-88	Electrical characteristics: 'LS242, 'LS243	<div><div>1. Change <math>I_{OZH}</math> maximum limit from <math>20\text{ }\mu\text{A}</math> to <math>40\text{ }\mu\text{A}</math> two places.</div><div>2. Add a set of test conditions and limits for <math>I_I</math> as shown below.</div><table><tr><th></th><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td>A or B</td><td rowspan="2"><math>V_{CC} = \text{MAX}</math></td><td><math>V_I = 5.5\text{ V}</math></td><td></td><td>0.1</td><td></td><td></td><td>0.1</td><td rowspan="2">mA</td></tr><tr><td>GAB or GBA</td><td><math>V_I = 7\text{ V}</math></td><td></td><td>0.1</td><td></td><td></td><td>0.1</td></tr></table><div>3. Change <math>I_{OS}</math> minimum limit from <math>-50\text{ mA}</math> to <math>-40\text{ mA}</math> two places.</div></div>			MIN	TYP	MAX	MIN	TYP	MAX	UNIT	A or B	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{ V}$		0.1			0.1	mA	GAB or GBA	$V_I = 7\text{ V}$		0.1			0.1									
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT																												
A or B	$V_{CC} = \text{MAX}$	$V_I = 5.5\text{ V}$		0.1			0.1	mA																												
GAB or GBA		$V_I = 7\text{ V}$		0.1			0.1																													
6-96	Figure 10, Note B. Expandable gates	<div>Delete the parenthetic statement regarding resistor values and add the table below.</div> <table><tr><th colspan="2">RESISTANCE VALUE TABLE</th></tr><tr><td>SN5423</td><td>114 <math>\Omega</math></td></tr><tr><td>SN5450, SN5453</td><td>138 <math>\Omega</math></td></tr><tr><td>SN7423</td><td>105 <math>\Omega</math></td></tr><tr><td>SN7450, SN7453</td><td>130 <math>\Omega</math></td></tr></table>	RESISTANCE VALUE TABLE		SN5423	114 $\Omega$	SN5450, SN5453	138 $\Omega$	SN7423	105 $\Omega$	SN7450, SN7453	130 $\Omega$																								
RESISTANCE VALUE TABLE																																				
SN5423	114 $\Omega$																																			
SN5450, SN5453	138 $\Omega$																																			
SN7423	105 $\Omega$																																			
SN7450, SN7453	130 $\Omega$																																			

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																												
7-74	'LS90, 'LS92, 'LS93	<div>Delete Schottky diode in parallel with input transistor.</div> <div><div>'LS90, 'LS92, 'LS93</div><div>EQUIVALENT OF A AND B INPUTS</div><div>NOMINAL VALUES</div><table><thead><tr><th>INPUT</th><th>R1</th><th>R2</th><th>R3</th></tr></thead><tbody><tr><td>A</td><td>10 kΩ</td><td>10 kΩ</td><td>10 kΩ</td></tr><tr><td>B ('LS90, 'LS92)</td><td>6.7 kΩ</td><td>6.7 kΩ</td><td>5 kΩ</td></tr><tr><td>B ('LS93)</td><td>15 kΩ</td><td>15 kΩ</td><td>10 kΩ</td></tr></tbody></table></div>	INPUT	R1	R2	R3	A	10 kΩ	10 kΩ	10 kΩ	B ('LS90, 'LS92)	6.7 kΩ	6.7 kΩ	5 kΩ	B ('LS93)	15 kΩ	15 kΩ	10 kΩ																												
INPUT	R1	R2	R3																																											
A	10 kΩ	10 kΩ	10 kΩ																																											
B ('LS90, 'LS92)	6.7 kΩ	6.7 kΩ	5 kΩ																																											
B ('LS93)	15 kΩ	15 kΩ	10 kΩ																																											
7-78	Electrical characteristics: 'LS90, 'LS92	<div>1. Change <math>I_{IL}</math> "output current" to "input current".</div> <div>2. Change note to be "¶ <math>Q_A</math> outputs are tested . . ."</div>																																												
7-79	Electrical characteristics: 'LS93	Change $I_{IL}$ "output current" to "input current".																																												
7-100	Recommended operating conditions: 'LS96	Change "width of clock pulse, $t_{w(\text{clock})}$ " minimum limit from 35 ns to 20 ns.																																												
7-123	Description: 'LS124, 'S124	Delete the last sentence of the fourth paragraph under description, "Simultaneous operation . . . not recommended."																																												
7-155	Electrical characteristics: 'LS147, 'LS148	Change SN54LS', SN74LS' maximum $V_{OH}$ limits to minimum limits.																																												
	Switching characteristics: 'LS147	<div>Change 'LS147 limits column to be:</div> <table><thead><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr></thead><tbody><tr><td>12</td><td>18</td><td></td></tr><tr><td>12</td><td>18</td><td></td></tr><tr><td>21</td><td>33</td><td></td></tr><tr><td>15</td><td>23</td><td></td></tr></tbody></table>	MIN	TYP	MAX	12	18		12	18		21	33		15	23																														
	MIN	TYP	MAX																																											
12	18																																													
12	18																																													
21	33																																													
15	23																																													
Switching characteristics: 'LS148	<div>Change 'LS148 limits column to be:</div> <table><thead><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr></thead><tbody><tr><td>14</td><td>18</td><td></td></tr><tr><td>15</td><td>25</td><td></td></tr><tr><td>20</td><td>36</td><td></td></tr><tr><td>16</td><td>29</td><td></td></tr><tr><td>7</td><td>18</td><td></td></tr><tr><td>25</td><td>40</td><td></td></tr><tr><td>35</td><td>55</td><td></td></tr><tr><td>9</td><td>21</td><td></td></tr><tr><td>16</td><td>25</td><td></td></tr><tr><td>12</td><td>25</td><td></td></tr><tr><td>12</td><td>17</td><td></td></tr><tr><td>14</td><td>36</td><td></td></tr><tr><td>12</td><td>21</td><td></td></tr><tr><td>23</td><td>35</td><td></td></tr></tbody></table>	MIN	TYP	MAX	14	18		15	25		20	36		16	29		7	18		25	40		35	55		9	21		16	25		12	25		12	17		14	36		12	21		23	35	
MIN	TYP	MAX																																												
14	18																																													
15	25																																													
20	36																																													
16	29																																													
7	18																																													
25	40																																													
35	55																																													
9	21																																													
16	25																																													
12	25																																													
12	17																																													
14	36																																													
12	21																																													
23	35																																													

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																							
7-177	Electrical characteristics: '155	Change $V_{IK}$ test conditions from $I_I = -12$ mA to $I_I = -8$ mA.																							
7-179	Electrical characteristics: '156	Change $V_{IK}$ test conditions from $I_I = -12$ mA to $I_I = -8$ mA.																							
7-181	Pin assignment drawing: 'LS158, 'S158	<p>Add inversion indicator for output 4Y.</p> 																							
7-187	Electrical characteristics: 'S157, 'S158	<p>1. Change Note 2 to read "<math>I_{CC}</math> is measured with all outputs open".</p> <p>2. Change <math>I_{CC}</math> test conditions and limits columns to be:</p> <table><tr><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td><math>V_{CC} = \text{MAX}</math>, All inputs at 4.5 V, See Note 2</td><td></td><td>50</td><td>78</td><td></td><td>39</td><td>61</td><td rowspan="2">mA</td></tr><tr><td><math>V_{CC} = \text{MAX}</math>, A Inputs at 4.5 V, B, G, S Inputs at 0 V, See Note 2</td><td></td><td></td><td></td><td></td><td></td><td>81</td></tr></table>		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	$V_{CC} = \text{MAX}$ , All inputs at 4.5 V, See Note 2		50	78		39	61	mA	$V_{CC} = \text{MAX}$ , A Inputs at 4.5 V, B, G, S Inputs at 0 V, See Note 2						81
	MIN	TYP	MAX	MIN	TYP	MAX	UNIT																		
$V_{CC} = \text{MAX}$ , All inputs at 4.5 V, See Note 2		50	78		39	61	mA																		
$V_{CC} = \text{MAX}$ , A Inputs at 4.5 V, B, G, S Inputs at 0 V, See Note 2						81																			
7-190	Description: '160 thru '163, 'LS160A thru 'LS163A, 'S162, 'S163	Change third and fourth sentences of second paragraph to read: "Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163."																							
7-200	Equivalent schematic of each input: 'S162, 'S163	Add a 20-k $\Omega$ resistor between $V_{CC}$ and Input for all inputs except clock and load. Clock and load inputs have no such resistor.																							
7-219	Notes: '166	<p>1. Change present Note 2 to Note 3.</p> <p>2. Add new Note 2: An SN54166 in the W package operating at free-air temperatures above 113°C requires a heat sink that provides a thermal resistance from case to free air, <math>R_{\theta CA}</math>, of not more than 48°C/W.</p>																							
	Absolute maximum ratings: SN54166	Add "(see Note 2)" to "Operating free-air temperature range: SN54166."																							
	Recommended operating conditions: SN54166	Add "(see Note 2)" to "Operating free-air temperature range, $T_A$ ."																							
	Electrical characteristics: '166	<p>1. Change <math>I_{CC}</math> test condition from "See Note 2" to "See Note 3."</p> <p>2. Change <math>I_{CC}</math> values as shown:</p> <table><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td>90</td><td>127</td><td></td><td>90</td><td>127</td><td></td></tr></table>	MIN	TYP	MAX	MIN	TYP	MAX	90	127		90	127												
MIN	TYP	MAX	MIN	TYP	MAX																				
90	127		90	127																					

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																
7-220	Electrical characteristics: 'LS166	Change "Note 2" to "Note 3" for $I_{CC}$ test conditions and in notes.																																
7-227	Block Diagram: 'LS169A	Change the AND gate for Ripple Carry output, Pin 15, to a NAND gate.																																
7-233	Equivalent schematic of each input: 'S168, 'S169	Add a 20-k $\Omega$ resistor between $V_{CC}$ and the Input for Load input only. All other inputs have no such resistor.																																
7-286	Typical application data: '182, 'S182	Change " '181 or 'S182" to " '182 or 'S182".																																
7-288	Electrical characteristics: 'H183	1. Add $I_{CCH}$ maximum limit of 65 mA. 2. Change Note 4 "... and all outputs at 4.5 V" to "... and all inputs at 4.5 V".																																
7-289	Note 4: 'LS183	Change Note 4 "... and all outputs at 4.5 V." to "... and all inputs at 4.5 V".																																
	Switching characteristics: 'LS183	Change limits column to be: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MIN</th><th>TYP</th><th>MAX</th></tr> </thead> <tbody> <tr> <td></td><td>9</td><td>15</td></tr> <tr> <td></td><td>20</td><td>33</td></tr> </tbody> </table>	MIN	TYP	MAX		9	15		20	33																							
MIN	TYP	MAX																																
	9	15																																
	20	33																																
7-302	Recommended operating conditions: 'LS190, 'LS191	Change minimum limit for "Count enable time, $t_{enable}$ " from 20 ns to 40 ns two places.																																
7-306	Description: '192, '193, 'L192, 'L193, 'LS192, 'LS193	Change "... count-down input" in the next-to-last line to "... count-up input".																																
7-313	Recommended operating conditions: 'LS192, 'LS193	Add parameter "Clear inactive-state setup time, $t_{su}$ " with minimum limit of 40 ns for SN54LS' and SN74LS'.																																
	Switching characteristics: 'LS142, 'LS143	Change limits column to be: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MIN</th><th>TYP</th><th>MAX</th></tr> </thead> <tbody> <tr> <td>25</td><td>32</td><td></td></tr> <tr> <td></td><td>17</td><td>26</td></tr> <tr> <td></td><td>18</td><td>24</td></tr> <tr> <td></td><td>16</td><td>24</td></tr> <tr> <td></td><td>15</td><td>24</td></tr> <tr> <td></td><td>27</td><td>38</td></tr> <tr> <td></td><td>30</td><td>47</td></tr> <tr> <td></td><td>24</td><td>40</td></tr> <tr> <td></td><td>25</td><td>40</td></tr> <tr> <td></td><td>23</td><td>35</td></tr> </tbody> </table>	MIN	TYP	MAX	25	32			17	26		18	24		16	24		15	24		27	38		30	47		24	40		25	40		23
MIN	TYP	MAX																																
25	32																																	
	17	26																																
	18	24																																
	16	24																																
	15	24																																
	27	38																																
	30	47																																
	24	40																																
	25	40																																
	23	35																																
7-332	Recommended operating conditions: '196, '197	Change "Pulse width, $t_w$ " Clock-1 input minimum limit from 20 ns to 10 ns two places, and Clock-2 input minimum limit from 30 ns to 20 ns two places.																																
7-334	Recommended operating conditions: 'LS196, 'LS197	Change "Count enable time, $t_{enable}$ " minimum limit from 20 ns to 30 ns two places.																																

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION > AFFECTED TYPES	CHANGE																																										
7-343	Electrical characteristics: '198, '199	Change limits columns for $I_{CC}$ to be: <table><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td></td><td>90</td><td>127</td><td></td><td>90</td><td>127</td><td>mA</td></tr></table>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		90	127		90	127	mA																												
MIN	TYP	MAX	MIN	TYP	MAX	UNIT																																						
	90	127		90	127	mA																																						
7-346	Function tables: 'S226	Modify the first two lines to make the table read: <table><tr><th colspan="4">BUS-MANAGEMENT FUNCTION TABLE</th></tr><tr><th>OPERATION</th><th>S2</th><th>S1</th><th>LATCH FUNCTIONS</th></tr><tr><td>DRIVE BUS A</td><td>L</td><td>L</td><td>Pass Bus B Data to Bus A</td></tr><tr><td>DRIVE BUS B</td><td>H</td><td>L</td><td>Pass Bus A Data to Bus B</td></tr><tr><td>EXCHANGE</td><td>H</td><td>H</td><td>Store Bus A and Bus B Data</td></tr><tr><td>BUS A AND B</td><td>L</td><td>H</td><td>Read Out Stored Data</td></tr></table>	BUS-MANAGEMENT FUNCTION TABLE				OPERATION	S2	S1	LATCH FUNCTIONS	DRIVE BUS A	L	L	Pass Bus B Data to Bus A	DRIVE BUS B	H	L	Pass Bus A Data to Bus B	EXCHANGE	H	H	Store Bus A and Bus B Data	BUS A AND B	L	H	Read Out Stored Data																		
BUS-MANAGEMENT FUNCTION TABLE																																												
OPERATION	S2	S1	LATCH FUNCTIONS																																									
DRIVE BUS A	L	L	Pass Bus B Data to Bus A																																									
DRIVE BUS B	H	L	Pass Bus A Data to Bus B																																									
EXCHANGE	H	H	Store Bus A and Bus B Data																																									
BUS A AND B	L	H	Read Out Stored Data																																									
	Absolute maximum ratings: SN54S226	<ol style="list-style-type: none"><li>Change operating temperature specification to be: Operating free-air temperature range: SN54S226 (see Note 2) . . .</li><li>Add "NOTE 2: An SN54S226 in the J package operating at temperatures above 113°C requires a heat-sink that provides a thermal resistance from case to free air, <math>R_{\theta CA}</math>, of not more than 48°C/W."</li></ol>																																										
7-347	Recommended operating conditions: 'S226	<ol style="list-style-type: none"><li>Change minimum limit for "Data setup time, <math>t_{su}</math>" from 5↓ to 0↓ four places.</li><li>Change minimum limit for "Data hold time, <math>t_h</math>" from 5↓ to 30↓ four places.</li><li>Add (see Note 2) to "Operating free-air temperature, <math>T_A</math>".</li></ol>																																										
	Electrical characteristics: 'S226	<ol style="list-style-type: none"><li>Change present Note 2 to Note 3 and add new Note 2 same as page 7-346.</li><li>Change <math>I_{CC}</math> test conditions from "See Note 2" to "See Note 3" and add a maximum limit of 185 mA.</li><li>Change <math>I_{IL}</math> maximum limit from <math>-300 \mu A</math> to <math>-380 \mu A</math>.</li></ol>																																										
7-348	Switching characteristics: 'S226	Change table as shown: <table><tr><th>TEST CONDITIONS</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td rowspan="6"><math>C_L = 50 \text{ pF}</math>, <math>R_L = 280 \Omega</math>, See Note 4</td><td></td><td>20</td><td>30</td><td rowspan="2">ns</td></tr><tr><td></td><td>15</td><td>30</td></tr><tr><td></td><td>25</td><td>37</td><td rowspan="2">ns</td></tr><tr><td></td><td>19</td><td>30</td></tr><tr><td></td><td>25</td><td>37</td><td rowspan="2">ns</td></tr><tr><td></td><td>19</td><td>30</td></tr><tr><td rowspan="4"><math>C_L = 5 \text{ pF}</math>, <math>R_L = 280 \Omega</math>, See Note 4</td><td></td><td>12</td><td>20</td><td rowspan="2">ns</td></tr><tr><td></td><td>12</td><td>20</td></tr><tr><td></td><td>10</td><td>15</td><td rowspan="2">ns</td></tr><tr><td></td><td>10</td><td>15</td></tr></table>	TEST CONDITIONS	MIN	TYP	MAX	UNIT	$C_L = 50 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 4		20	30	ns		15	30		25	37	ns		19	30		25	37	ns		19	30	$C_L = 5 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 4		12	20	ns		12	20		10	15	ns		10	15
TEST CONDITIONS	MIN	TYP	MAX	UNIT																																								
$C_L = 50 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 4		20	30	ns																																								
		15	30																																									
		25	37	ns																																								
		19	30																																									
		25	37	ns																																								
		19	30																																									
$C_L = 5 \text{ pF}$ , $R_L = 280 \Omega$ , See Note 4		12	20	ns																																								
		12	20																																									
		10	15	ns																																								
		10	15																																									
	Notes: 'S226	Change present Note 2 to Note 4.																																										
	Applications: 'S226	Change voltage waveform as shown: <p>The diagram shows two waveforms, S2 and S1, over time. S2 is a square wave between <math>V_{IH}</math> and <math>V_{IL}</math>. S1 is a square wave between <math>V_{IH}</math> and <math>V_{IL}</math>. Annotations indicate that certain lines in the original diagram should be added or deleted to match the new specification.</p>																																										

# REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																																					
7-349	Features: 'LS245	<ul style="list-style-type: none"><li>Typical Propagation Delay Times, Port-to-Port . . . 8 ns</li></ul>																																																					
7-350	Electrical characteristics: 'LS245	<div>1. Change limits columns for parameters shown.</div> <table><thead><tr><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr></thead><tbody><tr><td>I<sub>OZH</sub></td><td></td><td></td><td>10</td><td></td><td></td><td>10</td><td rowspan="2">μA</td></tr><tr><td>I<sub>OZL</sub></td><td></td><td></td><td>−200</td><td></td><td></td><td>−200</td></tr><tr><td rowspan="3">I<sub>CC</sub></td><td></td><td>48</td><td>70</td><td></td><td>48</td><td>70</td><td rowspan="3">mA</td></tr><tr><td></td><td>62</td><td>90</td><td></td><td>62</td><td>90</td></tr><tr><td></td><td>64</td><td>95</td><td></td><td>64</td><td>95</td></tr></tbody></table> <div>2. Change I<sub>I</sub> test conditions and limits as shown below.</div> <table><thead><tr><th>A or B</th><th rowspan="2">V<sub>CC</sub> = MAX</th><th>V<sub>I</sub> = 5.5 V</th><th>0.1</th><th>0.1</th><th rowspan="2">mA</th></tr><tr><th>DIR or <math>\overline{G}</math></th><th>V<sub>I</sub> = 7 V</th><th>0.1</th><th>0.1</th></tr></thead></table>		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	I <sub>OZH</sub>			10			10	μA	I <sub>OZL</sub>			−200			−200	I <sub>CC</sub>		48	70		48	70	mA		62	90		62	90		64	95		64	95	A or B	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	0.1	0.1	mA	DIR or $\overline{G}$	V <sub>I</sub> = 7 V	0.1	0.1
	MIN	TYP	MAX	MIN	TYP	MAX	UNIT																																																
I <sub>OZH</sub>			10			10	μA																																																
I <sub>OZL</sub>			−200			−200																																																	
I <sub>CC</sub>		48	70		48	70	mA																																																
		62	90		62	90																																																	
		64	95		64	95																																																	
A or B	V <sub>CC</sub> = MAX	V <sub>I</sub> = 5.5 V	0.1	0.1	mA																																																		
DIR or $\overline{G}$		V <sub>I</sub> = 7 V	0.1	0.1																																																			
	Switching characteristics: 'LS245	<div>Change limits column to be:</div> <table><thead><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr></thead><tbody><tr><td>8</td><td></td><td>12</td></tr><tr><td>8</td><td></td><td>12</td></tr><tr><td>27</td><td></td><td>40</td></tr><tr><td>25</td><td></td><td>40</td></tr><tr><td>15</td><td></td><td>25</td></tr><tr><td>15</td><td></td><td>25</td></tr></tbody></table>	MIN	TYP	MAX	8		12	8		12	27		40	25		40	15		25	15		25																																
MIN	TYP	MAX																																																					
8		12																																																					
8		12																																																					
27		40																																																					
25		40																																																					
15		25																																																					
15		25																																																					
7-374	Electrical characteristics: 'LS257, 'LS258	Change I <sub>OZH</sub> test condition from V <sub>O</sub> = 2.4 V to V <sub>O</sub> = 2.7 V																																																					
	Switching characteristics: 'LS257, 'LS258	Change R <sub>L</sub> = 667 kΩ to R <sub>L</sub> = 667 Ω																																																					
7-375	Electrical characteristics: 'S257, 'S258	<div>Add to V<sub>OH</sub> new test conditions and limits as shown.</div> <table><thead><tr><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr></thead><tbody><tr><td>V<sub>CC</sub> = MIN, V<sub>IH</sub> = 2 V, V<sub>IL</sub> = 0.8 V, I<sub>OH</sub> = −1 mA</td><td>SN74S'</td><td>2.7</td><td></td><td>2.7</td><td></td><td></td><td>V</td></tr></tbody></table>		MIN	TYP	MAX	MIN	TYP	MAX	UNIT	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = −1 mA	SN74S'	2.7		2.7			V																																					
	MIN	TYP	MAX	MIN	TYP	MAX	UNIT																																																
V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = −1 mA	SN74S'	2.7		2.7			V																																																
7-393	Switching characteristics: 'LS275	<div>Change test conditions and limits columns as shown.</div> <table><thead><tr><th></th><th></th><th>MIN</th><th>TYP</th><th>MAX</th></tr></thead><tbody><tr><td rowspan="2">Any</td><td rowspan="2">C<sub>L</sub> = 45 pF, R<sub>L</sub> = 667 Ω, See Note 2</td><td>35</td><td>62</td><td></td></tr><tr><td>42</td><td>66</td><td></td></tr><tr><td rowspan="4">Enable <math>\overline{G}</math></td><td rowspan="2">Any</td><td>C<sub>L</sub> = 45 pF, R<sub>L</sub> = 667 Ω, See Note 2</td><td>8</td><td>23</td></tr><tr><td></td><td>13</td><td>23</td></tr><tr><td rowspan="2">Any</td><td>C<sub>L</sub> = 5 pF, R<sub>L</sub> = 667 Ω, See Note 2</td><td>10</td><td>15</td></tr><tr><td></td><td>10</td><td>15</td></tr></tbody></table>			MIN	TYP	MAX	Any	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Note 2	35	62		42	66		Enable $\overline{G}$	Any	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Note 2	8	23		13	23	Any	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 667 Ω, See Note 2	10	15		10	15																									
		MIN	TYP	MAX																																																			
Any	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Note 2	35	62																																																				
		42	66																																																				
Enable $\overline{G}$	Any	C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Note 2	8	23																																																			
			13	23																																																			
	Any	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 667 Ω, See Note 2	10	15																																																			
			10	15																																																			
7-407	Electrical characteristics: SN54LS280	Change I <sub>CC</sub> minimum value for SN54LS280 to a typical value (16 mA).																																																					

## REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																																																	
7-426	Electrical characteristics: '290, '293	Change $I_{IL}$ "High-level input . . ." to "Low-level input . . ."																																																																	
	Switching characteristics: '290	Change $t_{PHL}$ maximum limit, bottom line, from 24 ns to 40 ns.																																																																	
7-428	Electrical characteristics: 'LS290, 'LS293	Change $I_{IL}$ "Low-level output . . ." to "Low-level input . . ."																																																																	
7-430	Electrical characteristics: '295B	Change $I_{CC}$ limits columns to be: <table><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td>20</td><td>29</td><td></td><td>20</td><td>29</td><td></td><td rowspan="2">mA</td></tr><tr><td>22</td><td>33</td><td></td><td>22</td><td>33</td><td></td></tr></table>	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	20	29		20	29		mA	22	33		22	33																																														
MIN	TYP	MAX	MIN	TYP	MAX	UNIT																																																													
20	29		20	29		mA																																																													
22	33		22	33																																																															
7-431	Switching characteristics: 'LS295B	Change limits column to be: <table><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td>30</td><td>45</td><td></td></tr><tr><td>14</td><td>20</td><td></td></tr><tr><td>19</td><td>30</td><td></td></tr><tr><td>18</td><td>26</td><td></td></tr><tr><td>20</td><td>30</td><td></td></tr><tr><td>13</td><td>20</td><td></td></tr><tr><td>13</td><td>20</td><td></td></tr></table>	MIN	TYP	MAX	30	45		14	20		19	30		18	26		20	30		13	20		13	20																																										
MIN	TYP	MAX																																																																	
30	45																																																																		
14	20																																																																		
19	30																																																																		
18	26																																																																		
20	30																																																																		
13	20																																																																		
13	20																																																																		
7-440	Electrical characteristics: 'LS299	<p>1. Change <math>I_I</math> as shown below.</p> <table><tr><th></th><th></th><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td>S0, S1</td><td rowspan="3"><math>V_{CC} = \text{MAX}</math></td><td><math>V_I = 7 \text{ V}</math></td><td></td><td>200</td><td></td><td>200</td><td></td><td rowspan="3"><math>\mu\text{A}</math></td></tr><tr><td>A thru H</td><td><math>V_I = 5.5 \text{ V}</math></td><td></td><td>100</td><td></td><td>100</td><td></td></tr><tr><td>Any other</td><td><math>V_I = 7 \text{ V}</math></td><td></td><td>100</td><td></td><td>100</td><td></td></tr></table> <p>2. Change <math>I_{IH}</math> maximum limit for "Any other" input from 30 <math>\mu\text{A}</math> to 20 <math>\mu\text{A}</math> two places.</p> <p>3. Change <math>I_{IL}</math> test condition from <math>V_I = 0.5 \text{ V}</math> to <math>V_I = 0.4 \text{ V}</math>.</p>			MIN	TYP	MAX	MIN	TYP	MAX	UNIT	S0, S1	$V_{CC} = \text{MAX}$	$V_I = 7 \text{ V}$		200		200		$\mu\text{A}$	A thru H	$V_I = 5.5 \text{ V}$		100		100		Any other	$V_I = 7 \text{ V}$		100		100																																		
		MIN	TYP	MAX	MIN	TYP	MAX	UNIT																																																											
S0, S1	$V_{CC} = \text{MAX}$	$V_I = 7 \text{ V}$		200		200		$\mu\text{A}$																																																											
A thru H		$V_I = 5.5 \text{ V}$		100		100																																																													
Any other		$V_I = 7 \text{ V}$		100		100																																																													
7-449	Electrical characteristics: 'LS348	Add $I_{OZ}$ for A0, A1, and A2 outputs exactly like that for the 'LS353 on page 7-459.																																																																	
7-450	Switching characteristics: 'LS348 (TIM9908)	Change test conditions and limits column as shown below. <table><tr><th>TEST CONDITIONS</th><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td rowspan="4"><math>C_L = 45 \text{ pF}</math>, <math>R_L = 667 \Omega</math>, See Note 3</td><td>11</td><td>17</td><td></td><td rowspan="2">ns</td></tr><tr><td>20</td><td>30</td><td></td></tr><tr><td>23</td><td>35</td><td></td><td rowspan="2">ns</td></tr><tr><td>23</td><td>35</td><td></td></tr><tr><td rowspan="8"><math>C_L = 15 \text{ pF}</math>, <math>R_L = 2 \text{ k}\Omega</math>, See Note 3</td><td>11</td><td>18</td><td></td><td rowspan="2">ns</td></tr><tr><td>26</td><td>40</td><td></td></tr><tr><td>38</td><td>55</td><td></td><td rowspan="2">ns</td></tr><tr><td>9</td><td>21</td><td></td></tr><tr><td>11</td><td>17</td><td></td><td rowspan="2">ns</td></tr><tr><td>14</td><td>36</td><td></td></tr><tr><td>17</td><td>21</td><td></td><td rowspan="2">ns</td></tr><tr><td>25</td><td>40</td><td></td></tr><tr><td rowspan="2"><math>C_L = 45 \text{ pF}</math>, <math>R_L = 667 \Omega</math>, See Note 3</td><td>25</td><td>39</td><td></td><td rowspan="2">ns</td></tr><tr><td>24</td><td>41</td><td></td></tr><tr><td rowspan="2"><math>C_L = 5 \text{ pF}</math>, <math>R_L = 667 \Omega</math></td><td>18</td><td>27</td><td></td><td rowspan="2">ns</td></tr><tr><td>23</td><td>35</td><td></td></tr></table>	TEST CONDITIONS	MIN	TYP	MAX	UNIT	$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 3	11	17		ns	20	30		23	35		ns	23	35		$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Note 3	11	18		ns	26	40		38	55		ns	9	21		11	17		ns	14	36		17	21		ns	25	40		$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 3	25	39		ns	24	41		$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$	18	27		ns	23	35	
TEST CONDITIONS	MIN	TYP	MAX	UNIT																																																															
$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 3	11	17		ns																																																															
	20	30																																																																	
	23	35		ns																																																															
	23	35																																																																	
$C_L = 15 \text{ pF}$ , $R_L = 2 \text{ k}\Omega$ , See Note 3	11	18		ns																																																															
	26	40																																																																	
	38	55		ns																																																															
	9	21																																																																	
	11	17		ns																																																															
	14	36																																																																	
	17	21		ns																																																															
	25	40																																																																	
$C_L = 45 \text{ pF}$ , $R_L = 667 \Omega$ , See Note 3	25	39		ns																																																															
	24	41																																																																	
$C_L = 5 \text{ pF}$ , $R_L = 667 \Omega$	18	27		ns																																																															
	23	35																																																																	

## REVISIONS TO THE FIRST PRINTING


PAGE	LOCATION: AFFECTED TYPES	CHANGE																																																																		
7-453	Switching characteristics: '351	Add maximum values and change one typical value as shown below. <table><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr><tr><td></td><td>20</td><td>30</td><td rowspan="2">ns</td></tr><tr><td></td><td>20</td><td>30</td></tr><tr><td></td><td>10</td><td>22</td><td rowspan="2">ns</td></tr><tr><td></td><td>10</td><td>22</td></tr><tr><td></td><td>18</td><td>33</td><td rowspan="2">ns</td></tr><tr><td></td><td>20</td><td>33</td></tr><tr><td></td><td>6</td><td>20</td><td rowspan="2">ns</td></tr><tr><td></td><td>10</td><td>20</td></tr></table>	MIN	TYP	MAX	UNIT		20	30	ns		20	30		10	22	ns		10	22		18	33	ns		20	33		6	20	ns		10	20																																		
MIN	TYP	MAX	UNIT																																																																	
	20	30	ns																																																																	
	20	30																																																																		
	10	22	ns																																																																	
	10	22																																																																		
	18	33	ns																																																																	
	20	33																																																																		
	6	20	ns																																																																	
	10	20																																																																		
7-463	Switching characteristics: 'LS362 (TIM9904)	1. Change V <sub>CC1</sub> to V <sub>CC</sub> and V <sub>CC2</sub> to V <sub>DD</sub> . 2. Change minimum limits for t <sub>r(φ)</sub> and t <sub>f(φ)</sub> from 10 ns to 5 ns.																																																																		
7-474	Electrical characteristics: 'LS374	Change I <sub>CC</sub> maximum limit for 'LS374 from 45 mA to 40 mA two places.																																																																		
	Switching characteristics: 'LS373, 'LS374	Change limits columns to be: <table><tr><th colspan="3">'LS373</th><th colspan="3">'LS374</th></tr><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td></td><td></td><td></td><td>35</td><td>50</td><td></td></tr><tr><td>12</td><td>18</td><td></td><td></td><td></td><td></td></tr><tr><td>12</td><td>18</td><td></td><td></td><td></td><td></td></tr><tr><td>20</td><td>30</td><td></td><td>15</td><td>28</td><td></td></tr><tr><td>18</td><td>30</td><td></td><td>19</td><td>28</td><td></td></tr><tr><td>15</td><td>28</td><td></td><td>20</td><td>28</td><td></td></tr><tr><td>25</td><td>36</td><td></td><td>21</td><td>28</td><td></td></tr><tr><td>12</td><td>20</td><td></td><td>12</td><td>20</td><td></td></tr><tr><td>15</td><td>25</td><td></td><td>14</td><td>25</td><td></td></tr></table>	'LS373			'LS374			MIN	TYP	MAX	MIN	TYP	MAX				35	50		12	18					12	18					20	30		15	28		18	30		19	28		15	28		20	28		25	36		21	28		12	20		12	20		15	25		14	25	
'LS373			'LS374																																																																	
MIN	TYP	MAX	MIN	TYP	MAX																																																															
			35	50																																																																
12	18																																																																			
12	18																																																																			
20	30		15	28																																																																
18	30		19	28																																																																
15	28		20	28																																																																
25	36		21	28																																																																
12	20		12	20																																																																
15	25		14	25																																																																
7-485	Functional block diagram: 'S381	Add one input to the $\overline{P}$ gate and connect to C <sub>n</sub> input.																																																																		
7-497	Electrical characteristics: 'S395A	Change limits columns for I <sub>CC</sub> as shown. <table><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td>22</td><td>34</td><td></td><td>22</td><td>34</td><td></td></tr><tr><td>21</td><td>31</td><td></td><td>21</td><td>31</td><td></td></tr></table>	MIN	TYP	MAX	MIN	TYP	MAX	22	34		22	34		21	31		21	31																																																	
MIN	TYP	MAX	MIN	TYP	MAX																																																															
22	34		22	34																																																																
21	31		21	31																																																																
7-498	Switching characteristics: 'LS395	Change limits column to be: <table><tr><th>MIN</th><th>TYP</th><th>MAX</th></tr><tr><td>30</td><td>45</td><td></td></tr><tr><td>22</td><td>35</td><td></td></tr><tr><td>15</td><td>30</td><td></td></tr><tr><td>20</td><td>30</td><td></td></tr><tr><td>15</td><td>25</td><td></td></tr><tr><td>17</td><td>25</td><td></td></tr><tr><td>11</td><td>17</td><td></td></tr><tr><td>12</td><td>20</td><td></td></tr></table>	MIN	TYP	MAX	30	45		22	35		15	30		20	30		15	25		17	25		11	17		12	20																																								
MIN	TYP	MAX																																																																		
30	45																																																																			
22	35																																																																			
15	30																																																																			
20	30																																																																			
15	25																																																																			
17	25																																																																			
11	17																																																																			
12	20																																																																			



# REVISIONS TO THE FIRST PRINTING

PAGE	LOCATION: AFFECTED TYPES	CHANGE																				
7-510	Switching characteristics: SN74LS424 (TIM8224)	1. Change minimum limit for $t_{\phi 2L,\phi 1H}$ to be $\frac{2t_c}{9}$ — 30 ns.  2. Change minimum limit for $t_{\phi 2H,SSL}$ to be $\frac{6t_c}{9}$ —50 ns.																				
	Example: SN74LS424 (TIM8224)	1. Change minimum limit for $t_{\phi 2L,\phi 1H}$ from 86 ns to 70 ns. 2. Change minimum limit for $t_{\phi 2H,SSL}$ from 270 ns to 250 ns.																				
7-513	Figure 6: SN74LS424 (TIM8224)	<p>Add applications information shown below.</p> <p style="text-align: center;"><b>CRYSTAL REQUIREMENTS</b></p> <p>Frequency tolerance: <math>\pm 0.005\%</math> for <math>0^\circ\text{C}</math> to <math>70^\circ\text{C}</math> Resonance Mode: series, fundamental (use 3rd overtone mode with tank circuit) Load capacitance: 20 pF to 35 pF Equivalent resistance: <math>20\ \Omega</math> to <math>75\ \Omega</math> Minimum power dissipation: 4 mW</p>																				
7-529	Switching characteristics: 'LS670	<p>1. Change table as shown below for the bottom four parameters.</p> <table><tr><td><math>t_{pZH}</math></td><td rowspan="4">Read enable</td><td rowspan="4">Any Q</td><td><math>C_L = 15\ \text{pF}</math>, <math>R_L = 2\ \text{k}\Omega</math>, See Figures 1 and 4</td></tr><tr><td><math>t_{pZL}</math></td><td></td></tr><tr><td><math>t_{pHZ}</math></td><td><math>C_L = 5\ \text{pF}</math>, <math>R_L = 2\ \text{k}\Omega</math>, See Figures 1 and 4</td></tr><tr><td><math>t_{pLZ}</math></td><td></td></tr></table> <p>2. Change enable time and disable time symbols shown below for definitions.</p> <table><tr><td>from</td><td>to</td></tr><tr><td><math>t_{ZH}</math></td><td><math>t_{pZH}</math></td></tr><tr><td><math>t_{ZL}</math></td><td><math>t_{pZL}</math></td></tr><tr><td><math>t_{HZ}</math></td><td><math>t_{pHZ}</math></td></tr><tr><td><math>t_{LZ}</math></td><td><math>t_{pLZ}</math></td></tr></table>	$t_{pZH}$	Read enable	Any Q	$C_L = 15\ \text{pF}$ , $R_L = 2\ \text{k}\Omega$ , See Figures 1 and 4	$t_{pZL}$		$t_{pHZ}$	$C_L = 5\ \text{pF}$ , $R_L = 2\ \text{k}\Omega$ , See Figures 1 and 4	$t_{pLZ}$		from	to	$t_{ZH}$	$t_{pZH}$	$t_{ZL}$	$t_{pZL}$	$t_{HZ}$	$t_{pHZ}$	$t_{LZ}$	$t_{pLZ}$
$t_{pZH}$	Read enable	Any Q	$C_L = 15\ \text{pF}$ , $R_L = 2\ \text{k}\Omega$ , See Figures 1 and 4																			
$t_{pZL}$																						
$t_{pHZ}$			$C_L = 5\ \text{pF}$ , $R_L = 2\ \text{k}\Omega$ , See Figures 1 and 4																			
$t_{pLZ}$																						
from	to																					
$t_{ZH}$	$t_{pZH}$																					
$t_{ZL}$	$t_{pZL}$																					
$t_{HZ}$	$t_{pHZ}$																					
$t_{LZ}$	$t_{pLZ}$																					

# REVISIONS TO THE FIRST AND SECOND PRINTINGS

PAGE	LOCATION: AFFECTED TYPES	CHANGE																																											
7-153	Output schematic: 'LS147, 'LS148	<div>Add a Schottky diode as shown.</div> <div><div>TYPICAL OF ALL OUTPUTS</div></div>																																											
7-440	Electrical characteristics: 'LS299	<div>1. Change <math>V_{OH}</math> minimum limit for SN54LS299 for "Q<sub>A</sub>' or Q<sub>H</sub>'" from 2.7 V to 2.5 V.</div> <div>2. Change <math>I_{CC}</math> typical and maximum from 35 mA and 60 mA to 33 mA and 53 mA respectively.</div>																																											
	Switching characteristics: 'LS299	<div>Change limits column to be:</div> <table><thead><tr><th>MIN</th><th>TYP</th><th>MAX</th><th>UNIT</th></tr></thead><tbody><tr><td>35</td><td>50</td><td></td><td>MHZ</td></tr><tr><td></td><td>22</td><td>33</td><td rowspan="2">ns</td></tr><tr><td></td><td>26</td><td>39</td></tr><tr><td></td><td>27</td><td>40</td><td>ns</td></tr><tr><td></td><td>17</td><td>25</td><td rowspan="2">ns</td></tr><tr><td></td><td>26</td><td>39</td></tr><tr><td></td><td>26</td><td>40</td><td>ns</td></tr><tr><td></td><td>13</td><td>21</td><td rowspan="2">ns</td></tr><tr><td></td><td>19</td><td>30</td></tr><tr><td></td><td>10</td><td>15</td><td rowspan="2">ns</td></tr><tr><td></td><td>10</td><td>15</td></tr></tbody></table>	MIN	TYP	MAX	UNIT	35	50		MHZ		22	33	ns		26	39		27	40	ns		17	25	ns		26	39		26	40	ns		13	21	ns		19	30		10	15	ns		10
MIN	TYP	MAX	UNIT																																										
35	50		MHZ																																										
	22	33	ns																																										
	26	39																																											
	27	40	ns																																										
	17	25	ns																																										
	26	39																																											
	26	40	ns																																										
	13	21	ns																																										
	19	30																																											
	10	15	ns																																										
	10	15																																											
7-494	Electrical characteristics: 'LS390, 'LS393	<div>1. Change <math>I_{IH}</math> maximum limit for Input A from 40 <math>\mu</math>A to 100 <math>\mu</math>A two places.</div> <div>2. Change <math>I_{IH}</math> maximum limit for Input B from 80 <math>\mu</math>A to 200 <math>\mu</math>A two places.</div>																																											
7-524	Electrical characteristics: 'LS490	<div>1. Change <math>V_{IK}</math> test condition from <math>I_I = -1</math> mA to <math>I_I = -18</math> mA.</div> <div>2. Change <math>I_{IH}</math> maximum limit for "Clock" from 40 <math>\mu</math>A to 100 <math>\mu</math>A.</div>																																											

# TI worldwide sales offices

## ALABAMA

4717 University Drive, Suite 101  
Huntsville, Alabama 35805  
205-837-7530

## ARIZONA

P.O. Box 35160  
8102 N 23rd Ave., Suite A  
Phoenix, Arizona 85069  
602-249-1313

## CALIFORNIA

3186J Airway  
Costa Mesa, California 92626  
714-540-7311

831 S. Douglas St.  
El Segundo, California 90245  
213-973-2571

7827 Convoct Ct., Suite 412  
San Diego, California 92111  
714-279-2622

P.O. Box 9064  
776 Palomar Avenue  
Sunnyvale, California 94086  
408-732-1840

## COLORADO

9725 E. Hampden St., Suite 301  
Denver, Colorado 80231  
303-751-1780

## CONNECTICUT

2405 Whitney Avenue  
Hamden, Connecticut 06518  
203-281-0074

## FLORIDA

4600 West Commercial Blvd.  
Fort Lauderdale, Florida 33319  
305-733-3300

1850 Lee Road, Suite 115  
Winter Park, Florida 32789  
305-644-3535

## ILLINOIS

515 W. Algonquin  
Arlington Heights, Illinois 60005  
312-640-3000

## INDIANA

2020 Inwood Drive  
Ft. Wayne, Indiana 46805  
219-424-5174

2346 S. Lynhurst Dr., Suite 101  
Indianapolis, Indiana 46241  
317-248-8555

## MARYLAND

6024 Jamina Downs  
Columbia, Maryland 21045  
301-997-4755

## MASSACHUSETTS

504 Totten Pond Road  
Waltham, Mass. 02154  
617-890-7400

## MICHIGAN

Central Park Plaza  
26211 Central Park Blvd., Suite 215  
Southfield, Michigan 48076  
313-353-0830

## MINNESOTA

A.I.C. Bldg., Suite 202  
7615 Metro Blvd.  
Edina, Minn. 55435  
612-835-2900

## MISSOURI

8080 Ward Parkway  
Kansas City, Missouri 64114  
816-523-2500

## NEW JERSEY

1245 Westfield Ave.  
Clark, New Jersey 07066  
201-574-9800

## NEW MEXICO

5907 Alice N.E.  
Suite E  
Albuquerque, New Mexico 87110  
505-265-8491

## NEW YORK

6700 Old Collamer Rd.  
East Syracuse, New York 13057  
315-463-9291

112 Nanticoke Ave., P.O. Box 618  
Endicott, New York 13760  
607-754-3900

201 South Avenue  
Poughkeepsie, New York 12601  
914-473-2900

1210 Jefferson Rd.  
Rochester, New York 14623  
716-461-1800

1 Huntington Quadrangle, Suite 1C01  
Melville, New York 11746  
516-293-2560

## NORTH CAROLINA

1 Woodlawn Green, Woodlawn Road  
Charlotte, North Carolina 28210  
704-527-0930

## OHIO

Belmont Bldg., Suite 120  
28790 Chagrin Blvd.  
Cleveland, Ohio 44122  
216-464-2990

Hawley Bldg., Suite 101  
4140 Linden Avenue  
Dayton, Ohio 45432  
513-253-3121

## OREGON

10700 S.W. Beaverton Hwy.  
Suite 11  
Beaverton, Oregon 97005  
503-643-6759

## PENNSYLVANIA

275 Commerce Drive, Suite 300  
Fort Washington, Pa. 19034  
215-643-6450

## TEXAS

6000 Denton Drive  
P.O. Box 5012, M/S 366  
Dallas, Texas 75222  
214-238-6805

8600 Commerce Park Drive  
Houston, Texas 77036  
713-776-6511

## VIRGINIA

Crystal Square 4  
1745 Jefferson Davis Hwy., Suite 600  
Arlington, Virginia 22202  
703-979-9650

3930 Beulah Rd.  
Richmond, Virginia 23234  
804-275-8148

## WASHINGTON

700 112th N.E., Suite 10  
Bellevue, Washington 98004  
206-455-3480

## ARGENTINA

Texas Instruments Argentina S.A.I.C.F.  
Km. 25, 5 Ruta Panamericana Don Torcuato  
C.C. Box 2296 - Correo Central  
Buenos Aires, Argentina  
748-1141

## ASIA

Texas Instruments Asia Ltd.

Aoyama Tower Bldg.  
4, 5, & 6F  
24-15 Minami Aoyama  
2-Chome, Minato-Ku,  
Tokyo, Japan 107  
03-402-6171

902, Asian House  
1, Hennessy Road  
Hong Kong  
5/279041

Room 507, Chia Hsin Bldg.  
96 Chung Shan North Road, Sec. 2  
Taipei, Taiwan

P.O. Box 2093  
990 Bendemeer Rd.  
Singapore 1, Republic of Singapore

## AUSTRALIA

Texas Instruments Australia Ltd.

Unit 1A, 9 Byfield Street, P.O. Box 106  
North Ryde, N.S.W. 2113  
Sydney, Australia  
887-1122

## AUSTRIA

Texas Instruments Ges. M.B.H.

Rennweg 17  
1030 Wien, Austria  
724-186

## BELGIUM

Texas Instruments Belgium SA

Avenue Edouard Lacomble 21  
B-1040 Brussels, Belgium  
733-9623

## BRAZIL

Texas Instruments Electronicos  
do Brasil Ltda.

Rua Padre Pereira Andrade, 591  
05469 Sao Paulo, SP, Brasil  
260-6347 & 260-5710

## CANADA

Texas Instruments Incorporated

945 McCaffery Street  
St. Laurent H4T1N3  
Quebec, Canada  
514-341-3232  
41 Shelley Road  
Richmond Hill (Toronto) LYC564  
Ontario, Canada  
416-884-9181

## DENMARK

Texas Instruments A/S

Marielundvej 46 D  
DK-2730 Herlev, Denmark  
917 400

## FINLAND

Texas Instruments Finland OY

Freeseinkatu 6  
P.O. Box 917  
00101 Helsinki 10, Finland  
40 83 00

## FRANCE

Texas Instruments France

La Boursiniere, Bloc A, R.N. 186  
92350 Le Plessis Robinson, France  
(1) 630 23 43

31, Quai Rambaud  
69002 Lyon, France  
(78) 37 35 85

9, Place de Bretagne  
35000 Rennes, France  
(99) 79 54 81

L'Autan 100, Aile de Barcelone  
31500 Toulouse, France  
(61) 21 30 32

1, Av. de la Chartreuse  
38240 Meylan, France  
(76) 90 45 74

## GERMANY

Texas Instruments Deutschland GmbH.

Haggertystrasse 1  
8050 Freising, Germany  
0816/180-1

Frankfurter Ring 243  
8000 Munich 40, Germany  
089/32 50 11-15

Lazarettstrasse 19  
4300 Essen, Germany  
0201/23 35 51  
Akazienstrasse 22-26  
6230 Frankfurt-Griesheim, Germany  
0611/39 90 61

Riethorst 4  
3000 Hannover 51, Germany  
0511/64 80 21

Krefelderstrasse 11-15  
7000 Stuttgart 50, Germany  
0711/54 70 01

Kurfuerstendamm 146  
1000 Berlin, Germany  
030/89 27 063

## ITALY

Texas Instruments Italia SpA

Via Della Giustizia 9  
20125 Milan, Italy  
02-688 31 41

Via L. Mancinella 65  
00199 Roma, Italy  
06-83 77 45

Via Montebello 27  
10124 Torino, Italy  
011-83 22 76

## MEXICO

Texas Instruments de Mexico S.A.

Poniente 116 #489  
Industrial Vallejo  
Mexico City, 15, D.F., Mexico  
567-92-00

## NETHERLANDS

Texas Instruments Holland B.V.

Laan Van de Helende Meesters No. 421  
Amstelveen, Holland  
47 3391

## NORWAY

Texas Instruments Norway A/S

Rvengsvingen 15  
Oslo 6, Norway  
(02) 68 94 85

## PORTUGAL

Texas Instruments Equipamentos  
Electronico LDA

Rua Eng. Frederico  
Ulrich 2650  
Moreira Da Maia, Portugal  
948/1003

## SPAIN

Texas Instruments Espana S.A.

Calle Mallorca 272-276  
12 Barcelona 12, Spain  
2 15 29 50

## SWEDEN

Texas Instruments International Trade  
Corporation (Sverigefilialen)

Fack  
Norra Hannvagen 3  
S - 100 54 Stockholm  
Sweden  
08-23 54 80

## UNITED KINGDOM

Texas Instruments Limited

Manton Lane  
Bedford, England  
0234-67466

